Datasheet AD704/883B (Analog Devices) - 2

HerstellerAnalog Devices
BeschreibungQuad Picoampere Input Current, Precision, Bipolar Op Amp
Seiten / Seite3 / 2 — AD704/883B. Table 1. Limits. Test. Symbol. Sub Group. Min. Max. Unit. …
RevisionC
Dateiformat / GrößePDF / 133 Kb
DokumentenspracheEnglisch

AD704/883B. Table 1. Limits. Test. Symbol. Sub Group. Min. Max. Unit. Test Conditions1

AD704/883B Table 1 Limits Test Symbol Sub Group Min Max Unit Test Conditions1

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 2 link to page 2 link to page 2 link to page 2 link to page 2
AD704/883B Table 1. Limits Test Symbol Sub Group Min Max Unit Test Conditions1
Input Offset Voltage VOS 1 150 μV 2, 3 250 Power Supply Rejection Ratio PSRR 1 100 dB ±2 V ≤ VS ≤ ±18 V 2, 3 100 ±2.5 V ≤ VS ≤ ±18 V Input Bias Current2 IB 1 270 pA Either input, VCM = 0 V 2, 3 600 1 300 pA Either input, VCM = ±13.5 V 2, 3 700 Input Offset Current IOS 1 250 pA VCM = 0 V 2, 3 400 1 300 pA VCM = ±13.5 V 2, 3 500 Matching Characteristics Offset Voltage VOS 1 250 μV 2, 3 400 Input Bias Current3 IB 1 500 pA 2, 3 600 Common-Mode Rejection4 CMR 1, 2, 3 94 dB Power Supply Rejection5 PSR 1, 2, 3 94 dB Common-Mode Rejection Ratio CMRR 1 100 dB VCM = ±13.5 V 2, 3 98 Open-Loop Gain AOL 1 200 V/mV VO = ±12 V, RL = 10 kΩ 2, 3 150 1 200 V/mV VO = ±10 V, RL = 2 kΩ 2, 3 100 Output Voltage Swing VOUT 1, 2, 3 ±13 V RL = 10 kΩ Power Supply Quiescent Current IQ 1 2.5 mA 2, 3 2.8 1 VS = ±15 V, unless otherwise noted. 2 Bias current specifications maximum at either input. 3 Input bias current match is the maximum difference between the corresponding inputs of all four amplifiers. 4 CMR match is the difference between ΔVOS/ΔVCM for any two amplifiers, expressed in dB. 5 PSR match is the difference between ΔVOS/ΔVSUPPLY for any two amplifiers, expressed in dB. Rev. C | Page 2 of 3 Document Outline 1.1 SCOPE 1.2 PART NUMBER Part Number 1.2.3 CASE OUTLINE (X) Package Description 1.3 ABSOLUTE MAXIMUM RATINGS 1.4 THERMAL CHARACTERISTICS 3.2.1 FUNCTIONAL BLOCK DIAGRAM AND TERMINAL ASSIGNMENTS 3.2.4 MICROCIRCUIT TECHNOLOGY GROUP 4.2.1 LIFE TEST/BURN-IN CIRCUIT