Datasheet AD8451 (Analog Devices) - 8

link to page 9
Data Sheet AD8451 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS L H B FLS A E EF ND EF EF R EF CC VEE V INT VEE NC NC NC IS ISR AG ISR VR A ISME A NC ISR ISET NC IVE0 IVE1 NC V A 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 ISVP 1 PIN 1 60 VCLP INDENTFIER RGP 2 59 VCTRL NC 3 58 VCLN NC 4 57 AVCC NC 5 56 VINT NC 6 55 NC NC 7 54 VVE1 NC 8 53 VVE0 NC 9 52 NC NC 10 AD8451 51 VVP0 TOP VIEW NC 11 50 VSETBF NC 12 49 VSET NC 13 48 NC NC 14 47 DVCC NC 15 46 NC NC 16 45 DGND NC 17 44 NC NC 18 43 NC RGN 19 42 VREF ISVN 20 41 NC 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 P H L S N A NC NC NC EF F ND F L NC NC NC NS CC DE NC VPS BV F BV VEE V O B VR RE AG RE BV A A RE VME M B BV BV BV
002
NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
12137- Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Input/Output1 Description
1, 20 ISVP, ISVN Input Current Sense Instrumentation Amplifier Positive (Noninverting) and Negative (Inverting) Inputs. Connect these pins across the current sense shunt resistor. 2, 19 RGP, RGN N/A Negative Input of the Preamplifiers of the Current Sense Instrumentation Amplifier. 3 to 18, 21, 23, 25, 31, 33, NC N/A No Connect. Do not connect to this pin. 34, 40, 41, 43, 44, 46, 48, 52, 55, 63, 66, 69, 78 to 80 22, 35 BVPS, BVNS Input Kelvin Sense Pins for the BVP and BVN Voltage Sense Difference Amplifier Inputs. 24, 32 BVP, BVN Input Voltage Sense Difference Amplifier Inputs. 26, 42, 73 VREF Output Voltage Reference Output Pins. VREF = 2.5 V. 27 BVREFH Input Reference Input for the Voltage Sense Difference Amplifier. To level shift the voltage sense difference amplifier output by approximately 5 mV, connect this pin to the VREF pin. Otherwise, connect this pin to the BVREFL pin. 28, 75 AGND N/A Analog Ground Pins. 29 BVREFL Input Reference Input for the Voltage Sense Difference Amplifier. The default connection is to ground. 30 BVREFLS Input Kelvin Sense Pin for the BVREFL Pin. Rev. 0 | Page 7 of 32 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS IA CHARACTERISTICS DA CHARACTERISTICS CC AND CV LOOP FILTER AMPLIFIERS, AND VSET BUFFER VINT BUFFER REFERENCE CHARACTERISTICS THEORY OF OPERATION OVERVIEW INSTRUMENTATION AMPLIFIER (IA) Reversing Polarity When Charging and Discharging IA Offset Option Battery Reversal and Overvoltage Protection DIFFERENCE AMPLIFIER (DA) CC AND CV LOOP FILTER AMPLIFIERS Compensation VINT Buffer MODE PIN, CHARGE AND DISCHARGE CONTROL APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION POWER SUPPLY CONNECTIONS CURRENT SENSE IA CONNECTIONS Current Sensors Optional Low-Pass Filter VOLTAGE SENSE DA CONNECTIONS Reverse Battery Conditions BATTERY CURRENT AND VOLTAGE CONTROL INPUTS (ISET AND VSET) LOOP FILTER AMPLIFIERS CONNECTING TO A PWM CONTROLLER (VCTRL PIN) STEP-BY-STEP DESIGN EXAMPLE Step 1: Design the Switching Power Converter Step 2: Identify the Control Voltage Range of the ADP1972 Step 3: Determine the Control Voltage for the CV Loop Step 4: Determine the Control Voltage for the CC Loop and the Shunt Resistor Step 5: Choose the Control Voltage Sources Step 6: Select the Compensation Devices EVALUATION BOARD INTRODUCTION FEATURES AND TESTS EVALUATING THE AD8451 Test the Instrumentation Amplifier 20 mV Offset at IMEAS Output Test the Difference Amplifier 5 mV Offset at BVMEAS Output CC and CV Integrator Tests Loop Compensation SCHEMATIC AND ARTWORK OUTLINE DIMENSIONS ORDERING GUIDE