ADL5511Data SheetParameterTest Conditions/CommentsMinTypMax Unit ENABLE INTERFACE Pin ENBL Logic Level to Enable Power 4.75 V ≤ VPOS ≤ 5.25 V 3.6 V Logic Level to Disable Power 4.75 V ≤ VPOS ≤ 5.25 V 2.0 V POWER SUPPLIES Operating Range −40°C < TA < +85°C 4.75 5.25 V Quiescent Current RFIN < −10 dBm, ENBL high 21.5 mA RFIN < −10 dBm, ENBL low 26 μA RFIN = 15 dBm, ENBL high 43.8 mA Rev. C | Page 6 of 29 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT DESCRIPTION ENVELOPE PROPAGATION DELAY RMS CIRCUIT DESCRIPTION RMS FILTERING OUTPUT DRIVE CAPABILITY AND BUFFERING Viewing the Envelope on an Oscilloscope APPLICATIONS INFORMATION BASIC CONNECTIONS OPERATION BELOW 1 GHZ/ENVELOPE FILTERING CHOOSING A VALUE FOR THE RMS AVERAGING CAPACITOR (CFLT4) ENVELOPE TRACKING ACCURACY TIME DOMAIN ENVELOPE TRACKING ACCURACY VRMS AND VENV OUTPUT OFFSET DEVICE CALIBRATION AND ERROR CALCULATION ERROR VS. FREQUENCY EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE