Datasheet AD7813 (Analog Devices)

HerstellerAnalog Devices
Beschreibung+2.7 V to +5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
Seiten / Seite12 / 1 — 2.7 V to 5.5 V, 400 kSPS. 8-/10-Bit Sampling ADC. AD7813. FEATURES. …
RevisionC
Dateiformat / GrößePDF / 219 Kb
DokumentenspracheEnglisch

2.7 V to 5.5 V, 400 kSPS. 8-/10-Bit Sampling ADC. AD7813. FEATURES. FUNCTIONAL BLOCK DIAGRAM. 8-/10-Bit ADC with 2.3

Datasheet AD7813 Analog Devices, Revision: C

Modelllinie für dieses Datenblatt

Textversion des Dokuments

a
2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC AD7813 FEATURES FUNCTIONAL BLOCK DIAGRAM 8-/10-Bit ADC with 2.3 s Conversion Time On-Chip Track and Hold VDD AGND VREF Operating Supply Range: 2.7 V to 5.5 V Specifications at 2.7 V – 3.6 V and 5 V 10% AD7813 DB7 CHARGE 8-Bit Parallel Interface REDISTRIBUTION THREE- 8-Bit + 2-Bit Read DAC STATE DRIVERS Power Performance CLOCK DB0 Normal Operation OSC 10.5 mW, VDD = 3 V Automatic Power-Down COMP CONTROL VIN T/H 34.6 LOGIC W @ 1 kSPS, VDD = 3 V Analog Input Range: 0 V to VREF Reference Input Range: 1.2 V to VDD BUSY CS RD CONVST GENERAL DESCRIPTION PRODUCT HIGHLIGHTS
The AD7813 is a high-speed, microprocessor-compatible, 1. Low Power, Single Supply Operation 8-/10-bit analog-to-digital converter with a maximum through- The AD7813 operates from a single 2.7 V to 5.5 V supply put of 400 kSPS. The converter operates off a single 2.7 V to and typically consumes only 10.5 mW of power. The power 5.5 V supply and contains a 2.3 µs successive approximation dissipation can be significantly reduced at lower through- A/D converter, track/hold circuitry, on-chip clock oscillator and put rates by using the automatic power-down mode. 8-bit wide parallel interface. The parallel interface is designed to 2. Automatic Power-Down allow easy interfacing to microprocessors and DSPs. The 10-bit The automatic power-down mode, whereby the AD7813 conversion result is read by carrying out two 8-bit read opera- goes into power-down mode at the end of a conversion and tions. The first read operation accesses the 8 MSBs of the ADC powers up before the next conversion, means the AD7813 conversion result and the second read accesses the 2 LSBs. is ideal for battery powered applications; e.g., 34.6 µW Using only address decoding logic the AD7813 is easily mapped @ 1 kSPS. (See Power vs. Throughput Rate section.) into the microprocessor address space. 3. Parallel Interface When used in its power-down mode, the AD7813 automatically An easy to use 8-bit-wide parallel interface allows interfacing powers down at the end of a conversion and powers up at the to most popular microprocessors and DSPs with minimal start of a new conversion. This feature significantly reduces the external circuitry. power consumption of the part at lower throughput rates. The AD7813 can also operate in a high speed mode where the part is 4. Dynamic Specifications for DSP Users not powered down between conversions. In this mode of opera- In addition to the traditional ADC specifications, the AD7813 tion the part is capable of providing 400 kSPS throughput. is specified for ac parameters, including signal-to-noise ratio and distortion. The part is available in a small, 16-lead, 0.3" wide, plastic dual- in-line package (DIP), in a 16-lead, 0.15" wide, narrow body small outline IC (SOIC) and in a 16-lead thin shrink small outline package (TSSOP). REV. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
which may result from its use. No license is granted by implication or
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
otherwise under any patent or patent rights of Analog Devices.
Fax: 781/326-8703 © Analog Devices, Inc., 2000