Datasheet AD7655 (Analog Devices)

Low Cost, 4-Channel, 16-Bit, 500 kSPS PulSAR ADC Data Sheet AD7655 FEATURES FUNCTIONAL BLOCK DIAGRAM 4-channel, 16-bit resolution ADC AVDD AGND REFGND REFx DVDD DGND 2 track-and-hold amplifiers TRACK/HOLD OVDD
×
Throughput 2 INA1 SERIAL OGND INAN PORT 500 kSPS (normal mode) MUX 16 D[15:0] INA2 444 kSPS (impulse mode) SWITCHED A0 MUX SER/PAR CAP DAC Analog input voltage range: 0 V to 5 V INB1 EOC INBN MUX No pipeline delay BUSY INB2 Parallel and serial 5 V/3 V interface CLOCK PARALLEL CS PD INTERFACE SPI®/QSPI™/MICROWIRE™/DSP compatible CONTROL LOGIC AND RD RESET CALIBRATION CIRCUITRY Single 5 V supply operation A/B AD7655 Power dissipation BYTESWAP 120 mW typical IMPULSE CNVST
03536-001
2.6 mW at 10 kSPS
Figure 1.
Package 48-lead quad flat package (LQFP) 48-lead frame chip scale package (LFCSP) Table 1. PulSAR® Selection Pin-to-pin compatible with the AD7654 800 to Low cost Type/kSPS 100 to 250 500 to 570 1000 >1000
Pseudo Differential AD7660/ AD7650/ AD7653
APPLICATIONS
AD7661 AD7652
AC motor control
AD7664/ AD7667 AD7666
3-phase power control
True Bipolar AD7663 AD7665 AD7671
4-channel data acquisition
True Differential AD7675 AD7676 AD7677 AD7621
Uninterrupted power supplies
AD7623
Communications
18 Bit AD7678 AD7679 AD7674 AD7641 Multichannel/ AD7654/ Simultaneous AD7655
GENERAL DESCRIPTION PRODUCT HIGHLIGHTS
The AD7655 is a low cost, simultaneous sampling, dual-channel, 1. Multichannel ADC. 16-bit, charge redistribution SAR, analog-to-digital converter The AD7655 features 4-channel inputs with two that operates from a single 5 V power supply. It contains two sample-and-hold circuits that allow simultaneous sampling. low noise, wide bandwidth, track-and-hold amplifiers that allow 2. Fast Throughput. simultaneous sampling, a high speed 16-bit sampling ADC, an The AD7655 is a 500 kSPS, charge redistribution, 16-bit internal conversion clock, error correction circuits, and both SAR ADC with internal error correction circuitry. serial and parallel system interface ports. Each track-and-hold 3. Single-Supply Operation. has a multiplexer in front to provide a 4-channel input ADC. The AD7655 operates from a single 5 V supply. In impulse The A0 multiplexer control input al ows the choice of mode, its power dissipation decreases with throughput. simultaneously sampling input pairs INA1/INB1 (A0 = low) or 4. Serial or Paral el Interface. INA2/INB2 (A0 = high). The part features a very high sampling Versatile parallel or 2-wire serial interface arrangements rate mode (normal) and, for low power applications, a reduced are compatible with both 3 V and 5 V logic. power mode (impulse) where the power is scaled with the throughput. Operation is specified from −40°C to +85°C.
Rev. E Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2002–2016 Analog Devices, Inc. Al rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technica l Support www.analog.com
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION CIRCUIT INFORMATION MODES OF OPERATION TRANSFER FUNCTIONS TYPICAL CONNECTION DIAGRAM ANALOG INPUTS INPUT CHANNEL MULTIPLEXER DRIVER AMPLIFIER CHOICE VOLTAGE REFERENCE INPUT POWER SUPPLY POWER DISSIPATION CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE Master Parallel Interface Slave Parallel Interface 8-Bit Interface (Master or Slave) Channel A/ Output SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read After Convert External Clock Data Read (Previous) During Convert MICROPROCESSOR INTERFACING SPI INTERFACE (ADSP-2191M) APPLICATION HINTS LAYOUT EVALUATING THE AD7655 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE