Datasheet AD7911, AD7921 (Analog Devices) - 8
| Hersteller | Analog Devices |
| Beschreibung | 2-Channel, 2.35 V to 5.25 V, 250 kSPS, 12-Bit A/D Converter |
| Seiten / Seite | 28 / 8 — AD7911/AD7921. TIMING EXAMPLES. Timing Example 2. Timing Example 1. … |
| Revision | A |
| Dateiformat / Größe | PDF / 355 Kb |
| Dokumentensprache | Englisch |
AD7911/AD7921. TIMING EXAMPLES. Timing Example 2. Timing Example 1. tCONVERT. SCLK. tQUIET. DOUT. ZERO. CHN. DB11. DB10. DB2. DB1. DB0. THREE-STATE
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 8 link to page 8 link to page 7 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8
AD7911/AD7921 TIMING EXAMPLES Timing Example 2
Figure 6 and Figure 7 show some of the timing parameters from The AD7921 can also operate with slower clock frequencies. As the Timing Specifications section. shown in Figure 7, when fSCLK = 2 MHz and the throughput rate is 100 KSPS, the cycle time is
Timing Example 1
As shown in Figure 7, when fSCLK = 5 MHz and the throughput is t2 + 12.5(1/fSCLK) + tACQ = 10 μs 250 kSPS, the cycle time is With t2 = 10 ns minimum, then tACQ is 3.74 μs, which satisfies t2 + 12.5(1/fSCLK) + tACQ = 4 μs the requirement of 290 ns for tACQ. With t2 = 10 ns minimum, then tACQ is 1.49 μs, which satisfies In Figure 7, tACQ is comprised of 2.5(1/fSCLK) + t10 + tQUIET, where the requirement of 290 ns for tACQ. t10 = 30 ns maximum. This allows a value of 2.46 μs for tQUIET, satisfying the minimum requirement of 30 ns. In Figure 7, tACQ is comprised of 2.5(1/fSCLK) + t10 + tQUIET, where t10 = 30 ns maximum. This allows a value of 960 ns for tQUIET, In this example, as with other slower clock values, the signal satisfying the minimum requirement of 30 ns. might already be acquired before the conversion is complete, but it is still necessary to leave 30 ns minimum tQUIET between conversions. In this example, the signal should be fully acquired at approximately point C in Figure 7.
t1 CS tCONVERT t2 t6 B SCLK 1 2 3 4 5 13 14 15 16 t t 7 5 t t t 10 3 4 tQUIET DOUT Z ZERO CHN X DB11 DB10 DB2 DB1 DB0 THREE-STATE THREE-STATE t8 t9 DIN X X CHN X X X X X X
04350-0-006 Figure 6. AD7921 Serial Interface Timing Diagram
CS tCONVERT t2 B C SCLK 1 2 3 4 5 13 14 15 16 t10 tQUIET 12.5(1/f t SCLK) ACQUISITION 1/THROUGHPUT
04350-0-007 Figure 7. Serial Interface Timing Example Rev. A | Page 8 of 28 Document Outline REVISION HISTORY SPECIFICATIONS AD7911 SPECIFICATIONS AD7921 SPECIFICATIONS TIMING SPECIFICATIONS TIMING DIAGRAMS TIMING EXAMPLES Timing Example 1 Timing Example 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT DIGITAL INPUTS DIN INPUT DOUT OUTPUT MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER VS. THROUGHPUT RATE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7911/AD7921 to TMS320C541 Interface AD7911/AD7921 to ADSP-218x AD7911/AD7921 to DSP563xx Interface APPLICATION HINTS GROUNDING AND LAYOUT OUTLINE DIMENSIONS ORDERING GUIDE
AD7911/AD7921 TIMING EXAMPLES Timing Example 2
Figure 6 and Figure 7 show some of the timing parameters from The AD7921 can also operate with slower clock frequencies. As the Timing Specifications section. shown in Figure 7, when fSCLK = 2 MHz and the throughput rate is 100 KSPS, the cycle time is
Timing Example 1
As shown in Figure 7, when fSCLK = 5 MHz and the throughput is t2 + 12.5(1/fSCLK) + tACQ = 10 μs 250 kSPS, the cycle time is With t2 = 10 ns minimum, then tACQ is 3.74 μs, which satisfies t2 + 12.5(1/fSCLK) + tACQ = 4 μs the requirement of 290 ns for tACQ. With t2 = 10 ns minimum, then tACQ is 1.49 μs, which satisfies In Figure 7, tACQ is comprised of 2.5(1/fSCLK) + t10 + tQUIET, where the requirement of 290 ns for tACQ. t10 = 30 ns maximum. This allows a value of 2.46 μs for tQUIET, satisfying the minimum requirement of 30 ns. In Figure 7, tACQ is comprised of 2.5(1/fSCLK) + t10 + tQUIET, where t10 = 30 ns maximum. This allows a value of 960 ns for tQUIET, In this example, as with other slower clock values, the signal satisfying the minimum requirement of 30 ns. might already be acquired before the conversion is complete, but it is still necessary to leave 30 ns minimum tQUIET between conversions. In this example, the signal should be fully acquired at approximately point C in Figure 7.
t1 CS tCONVERT t2 t6 B SCLK 1 2 3 4 5 13 14 15 16 t t 7 5 t t t 10 3 4 tQUIET DOUT Z ZERO CHN X DB11 DB10 DB2 DB1 DB0 THREE-STATE THREE-STATE t8 t9 DIN X X CHN X X X X X X
04350-0-006 Figure 6. AD7921 Serial Interface Timing Diagram
CS tCONVERT t2 B C SCLK 1 2 3 4 5 13 14 15 16 t10 tQUIET 12.5(1/f t SCLK) ACQUISITION 1/THROUGHPUT
04350-0-007 Figure 7. Serial Interface Timing Example Rev. A | Page 8 of 28 Document Outline REVISION HISTORY SPECIFICATIONS AD7911 SPECIFICATIONS AD7921 SPECIFICATIONS TIMING SPECIFICATIONS TIMING DIAGRAMS TIMING EXAMPLES Timing Example 1 Timing Example 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT DIGITAL INPUTS DIN INPUT DOUT OUTPUT MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER VS. THROUGHPUT RATE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7911/AD7921 to TMS320C541 Interface AD7911/AD7921 to ADSP-218x AD7911/AD7921 to DSP563xx Interface APPLICATION HINTS GROUNDING AND LAYOUT OUTLINE DIMENSIONS ORDERING GUIDE