Datasheet AD7938-6 (Analog Devices) - 4
| Hersteller | Analog Devices |
| Beschreibung | 8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer |
| Seiten / Seite | 33 / 4 — Data Sheet. AD7938-6. SPECIFICATIONS. Table 2. Parameter. Value1. Unit. … |
| Revision | E |
| Dateiformat / Größe | PDF / 832 Kb |
| Dokumentensprache | Englisch |
Data Sheet. AD7938-6. SPECIFICATIONS. Table 2. Parameter. Value1. Unit. Test Conditions/Comments
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet AD7938-6 SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted; fCLKIN = 10 MHz, fSAMPLE = 625 kSPS; TA = TMIN to T 1 MAX , unless otherwise noted.
Table 2. Parameter Value1 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 50 kHz sine wave Signal-to-Noise + Distortion (SINAD)2 69 dB min Differential mode 67 dB min Single-ended mode Signal-to-Noise Ratio (SNR)2 71 dB min Differential mode 69 dB min Single-ended mode Total Harmonic Distortion (THD)2 −73 dB max −85 dB typ, differential mode −69.5 dB max −80 dB typ, single-ended mode Peak Harmonic or Spurious Noise (SFDR)2 −72 dB max −82 dB typ Intermodulation Distortion (IMD)2 fa = 30 kHz, fb = 50 kHz Second-Order Terms −86 dB typ Third-Order Terms −90 dB typ Channel-to-Channel Isolation −85 dB typ fIN = 50 kHz, fNOISE = 300 kHz Aperture Delay2 5 ns typ Aperture Jitter2 72 ps typ Full Power Bandwidth2 50 MHz typ @ 3 dB 10 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 Bits Integral Nonlinearity2 ±1 LSB max Differential mode ±1.5 LSB max Single-ended mode Differential Nonlinearity2 Differential Mode ±0.95 LSB max Guaranteed no missed codes to 12 bits Single-Ended Mode −0.95/+1.5 LSB max Guaranteed no missed codes to 12 bits Single-Ended and Pseudo Differential Input Straight binary output coding Offset Error2 ±12 LSB max Offset Error Match2 ±3 LSB max Gain Error2 ±3 LSB max Gain Error Match2 ±2 LSB max Fully Differential Input Twos complement output coding Positive Gain Error2 ±3 LSB max Positive Gain Error Match2 ±1.5 LSB typ Zero-Code Error2 ±9.5 LSB max Zero-Code Error Match2 ±1 LSB typ Negative Gain Error2 ±3 LSB max Negative Gain Error Match2 ±1.5 LSB typ ANALOG INPUT Single-Ended Input Range 0 to VREF V RANGE bit = 0 0 to 2 × VREF V RANGE bit = 1 Pseudo Differential Input Range: VIN+ 0 to VREF V RANGE bit = 0 0 to 2 × VREF V RANGE bit = 1 VIN− −0.3 to +0.7 V typ VDD = 3 V −0.3 to +1.8 V typ VDD = 5 V Fully Differential Input Range VIN+ and VIN− VCM ± VREF/2 V VCM = common-mode voltage3 = VREF/2 VIN+ and VIN− VCM ± VREF V VCM = VREF, VIN+ or VIN− must remain within GND/VDD Rev. D | Page 3 of 32 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY ON-CHIP REGISTERS CONTROL REGISTER SEQUENCER OPERATION Writing to the Control Register to Program the Sequencer SHADOW REGISTER CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT STRUCTURE ANALOG INPUTS Single-Ended Mode Differential Mode Driving Differential Inputs Using an Op Amp Pair Pseudo Differential Mode ANALOG INPUT SELECTION Traditional Multichannel Operation (SEQ = 0, SHDW = 0) Using the Sequencer: Programmable Sequence (SEQ = 0, SHDW = 1 ) Consecutive Sequence (SEQ = 1, SHDW = 1) REFERENCE Digital Inputs VDRIVE Input PARALLEL INTERFACE Reading Data from the AD7938-6 Writing Data to the AD7938-6 POWER MODES OF OPERATION Normal Mode (PM1 = PM0 = 0) Autoshutdown (PM1 = 0; PM0 = 1) Autostandby (PM1 = 1; PM0 = 0) Full Shutdown Mode (PM1 =1; PM0 = 1) POWER vs. THROUGHPUT RATE MICROPROCESSOR INTERFACING AD7938-6 to ADSP-21xx Interface AD7938-6 to ADSP-21065L Interface AD7938-6 to TMS32020, TMS320C25, and TMS320C5x Interface AD7938-6 to 80C186 Interface APPLICATION HINTS GROUNDING AND LAYOUT PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE EVALUATING THE AD7938-6 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE
Data Sheet AD7938-6 SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted; fCLKIN = 10 MHz, fSAMPLE = 625 kSPS; TA = TMIN to T 1 MAX , unless otherwise noted.
Table 2. Parameter Value1 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 50 kHz sine wave Signal-to-Noise + Distortion (SINAD)2 69 dB min Differential mode 67 dB min Single-ended mode Signal-to-Noise Ratio (SNR)2 71 dB min Differential mode 69 dB min Single-ended mode Total Harmonic Distortion (THD)2 −73 dB max −85 dB typ, differential mode −69.5 dB max −80 dB typ, single-ended mode Peak Harmonic or Spurious Noise (SFDR)2 −72 dB max −82 dB typ Intermodulation Distortion (IMD)2 fa = 30 kHz, fb = 50 kHz Second-Order Terms −86 dB typ Third-Order Terms −90 dB typ Channel-to-Channel Isolation −85 dB typ fIN = 50 kHz, fNOISE = 300 kHz Aperture Delay2 5 ns typ Aperture Jitter2 72 ps typ Full Power Bandwidth2 50 MHz typ @ 3 dB 10 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 Bits Integral Nonlinearity2 ±1 LSB max Differential mode ±1.5 LSB max Single-ended mode Differential Nonlinearity2 Differential Mode ±0.95 LSB max Guaranteed no missed codes to 12 bits Single-Ended Mode −0.95/+1.5 LSB max Guaranteed no missed codes to 12 bits Single-Ended and Pseudo Differential Input Straight binary output coding Offset Error2 ±12 LSB max Offset Error Match2 ±3 LSB max Gain Error2 ±3 LSB max Gain Error Match2 ±2 LSB max Fully Differential Input Twos complement output coding Positive Gain Error2 ±3 LSB max Positive Gain Error Match2 ±1.5 LSB typ Zero-Code Error2 ±9.5 LSB max Zero-Code Error Match2 ±1 LSB typ Negative Gain Error2 ±3 LSB max Negative Gain Error Match2 ±1.5 LSB typ ANALOG INPUT Single-Ended Input Range 0 to VREF V RANGE bit = 0 0 to 2 × VREF V RANGE bit = 1 Pseudo Differential Input Range: VIN+ 0 to VREF V RANGE bit = 0 0 to 2 × VREF V RANGE bit = 1 VIN− −0.3 to +0.7 V typ VDD = 3 V −0.3 to +1.8 V typ VDD = 5 V Fully Differential Input Range VIN+ and VIN− VCM ± VREF/2 V VCM = common-mode voltage3 = VREF/2 VIN+ and VIN− VCM ± VREF V VCM = VREF, VIN+ or VIN− must remain within GND/VDD Rev. D | Page 3 of 32 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY ON-CHIP REGISTERS CONTROL REGISTER SEQUENCER OPERATION Writing to the Control Register to Program the Sequencer SHADOW REGISTER CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT STRUCTURE ANALOG INPUTS Single-Ended Mode Differential Mode Driving Differential Inputs Using an Op Amp Pair Pseudo Differential Mode ANALOG INPUT SELECTION Traditional Multichannel Operation (SEQ = 0, SHDW = 0) Using the Sequencer: Programmable Sequence (SEQ = 0, SHDW = 1 ) Consecutive Sequence (SEQ = 1, SHDW = 1) REFERENCE Digital Inputs VDRIVE Input PARALLEL INTERFACE Reading Data from the AD7938-6 Writing Data to the AD7938-6 POWER MODES OF OPERATION Normal Mode (PM1 = PM0 = 0) Autoshutdown (PM1 = 0; PM0 = 1) Autostandby (PM1 = 1; PM0 = 0) Full Shutdown Mode (PM1 =1; PM0 = 1) POWER vs. THROUGHPUT RATE MICROPROCESSOR INTERFACING AD7938-6 to ADSP-21xx Interface AD7938-6 to ADSP-21065L Interface AD7938-6 to TMS32020, TMS320C25, and TMS320C5x Interface AD7938-6 to 80C186 Interface APPLICATION HINTS GROUNDING AND LAYOUT PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE EVALUATING THE AD7938-6 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE