Datasheet AD9222 (Analog Devices) - 7

link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7
AD9222 Data Sheet SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −0.5 dBFS, unless otherwise noted.
Table 4. AD9222-40 AD9222-50 AD9222-65 Parameter
1
Temp Min Typ Max Min Typ Max Min Typ Max Unit
CLOCK2 Maximum Clock Rate Ful 40 50 65 MSPS Minimum Clock Rate Ful 10 10 10 MSPS Clock Pulse Width High (tEH) Ful 12.5 10.0 7.5 ns Clock Pulse Width Low (tEL) Ful 12.5 10.0 7.5 ns OUTPUT PARAMETERS2, 3 Propagation Delay (tPD) Ful 1.5 2.3 3.1 1.5 2.3 3.1 1.5 2.3 3.1 ns Rise Time (tR) (20% to 80%) Ful 300 300 300 ps Fall Time (tF) (20% to 80%) Ful 300 300 300 ps FCO Propagation Delay (tFCO) Ful 1.5 2.3 3.1 1.5 2.3 3.1 1.5 2.3 3.1 ns DCO Propagation Delay (tCPD)4 Ful tFCO + tFCO + tFCO + ns (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) DCO to Data Delay (tDATA)4 Ful (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) ps − 300 + 300 − 300 + 300 − 300 + 300 DCO to FCO Delay (tFRAME)4 Ful (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) (tSAMPLE/24) ps − 300 + 300 − 300 + 300 − 300 + 300 Data to Data Skew Ful ±50 ±200 ±50 ±200 ±50 ±200 ps (tDATA-MAX − tDATA-MIN) Wake-Up Time (Standby) 25°C 600 600 600 ns Wake-Up Time (Power-Down) 25°C 375 375 375 μs Pipeline Latency Ful 8 8 8 CLK cycles APERTURE Aperture Delay (tA) 25°C 750 750 750 ps Aperture Uncertainty (Jitter) 25°C <1 <1 <1 ps rms Out-of-Range Recovery Time 25°C 1 1 1 CLK cycles 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed. 2 This can be adjusted via the SPI interface. 3 Measurements were made using a part soldered to FR4 material. 4 tSAMPLE/24 is based on the number of bits divided by 2 because the delays are based on half duty cycles. Rev. F | Page 6 of 60 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Table of Contents Revision History Specifications AC Specifications Digital Specifications Switching Specifications Timing Diagrams Absolute Maximum Ratings Thermal Impedance ESD Caution Pin Configuration and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation Analog Input Considerations Differential Input Configurations Single-Ended Input Configuration Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Digital Outputs and Timing SDIO/ODM Pin SCLK/DTP Pin CSB Pin RBIAS Pin Voltage Reference Internal Reference Operation External Reference Operation Serial Port Interface (SPI) Hardware Interface Memory Map Reading the Memory Map Table Reserved Locations Default Values Logic Levels Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations Evaluation Board Power Supplies Input Signals Output Signals Default Operation and Jumper Selection Settings Alternative Analog Input Drive Configuration Outline Dimensions Ordering Guide