Datasheet AD9600 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | 10-Bit, 105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter |
| Seiten / Seite | 73 / 3 — AD9600. TABLE OF CONTENTS |
| Revision | B |
| Dateiformat / Größe | PDF / 2.4 Mb |
| Dokumentensprache | Englisch |
AD9600. TABLE OF CONTENTS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 4 link to page 4 link to page 5 link to page 5 link to page 6 link to page 6 link to page 6 link to page 6 link to page 7 link to page 7 link to page 8 link to page 8 link to page 10 link to page 10 link to page 11 link to page 11 link to page 11 link to page 11 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 14 link to page 14 link to page 18 link to page 18 link to page 19 link to page 19 link to page 24 link to page 24 link to page 24 link to page 24 link to page 24 link to page 24 link to page 26 link to page 26 link to page 27 link to page 27 link to page 29 link to page 29 link to page 29 link to page 29 link to page 30 link to page 30 link to page 31 link to page 31 link to page 31 link to page 31 link to page 31 link to page 31 link to page 32 link to page 32 link to page 32 link to page 32 link to page 34 link to page 34 link to page 34 link to page 34 link to page 34 link to page 34 link to page 35 link to page 35 link to page 35 link to page 35 link to page 36 link to page 36 link to page 36 link to page 36 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 38 link to page 38 link to page 39 link to page 39 link to page 39 link to page 39 link to page 39 link to page 39 link to page 40 link to page 40 link to page 40 link to page 40 link to page 41 link to page 41 link to page 41 link to page 41 link to page 42 link to page 42 link to page 45 link to page 45 link to page 48 link to page 48 link to page 48 link to page 48 link to page 49 link to page 49 link to page 49 link to page 49 link to page 49 link to page 49 link to page 49 link to page 49 link to page 50 link to page 50 link to page 50 link to page 50 link to page 51 link to page 51 link to page 52 link to page 52 link to page 62 link to page 62 link to page 70 link to page 70 link to page 72 link to page 72 link to page 73 link to page 73
AD9600 TABLE OF CONTENTS
Features .. 1 Peak Detector Mode... 33 Applications ... 1 RMS/MS Magnitude Mode ... 33 Product Highlights ... 1 Threshold Crossing Mode ... 34 Functional Block Diagram .. 1 Additional Control Bits ... 34 Revision History ... 3 DC Correction .. 35 General Description ... 4 Signal Monitor SPORT Output .. 35 Specifications ... 5 Built-In Self-Test (BIST) and Output Test .. 36 DC Specifications ... 5 Built-In Self-Test (BIST) .. 36 AC Specifications .. 6 Output Test Modes ... 36 Digital Specifications ... 7 Channel/Chip Synchronization .. 37 Switching Specifications .. 9 Serial Port Interface (SPI) .. 38 Timing Characteristics .. 10 Configuration Using the SPI ... 38 Timing Diagrams .. 10 Hardware Interface ... 38 Absolute Maximum Ratings .. 12 Configuration Without the SPI .. 39 Thermal Characteristics .. 12 SPI Accessible Features .. 39 ESD Caution .. 12 Memory Map .. 40 Pin Configuration and Function Descriptions ... 13 Reading the Memory Map Table .. 40 Equivalent Circuits ... 17 Memory Map .. 41 Typical Performance Characteristics ... 18 Memory Map Register Description ... 44 Theory of Operation .. 23 Applications Information .. 47 ADC Architecture .. 23 Design Guidelines .. 47 Analog Input Considerations .. 23 Evaluation Board .. 48 Voltage Reference ... 25 Power Supplies .. 48 Clock Input Considerations .. 26 Input Signals.. 48 Power Dissipation and Standby Mode ... 28 Output Signals .. 48 Digital Outputs ... 28 Default Operation and Jumper Selection Settings ... 49 Timing .. 29 Alternative Clock Configurations .. 49 ADC Overrange and Gain Control .. 30 Alternative Analog Input Drive Configuration.. 50 Fast Detect Overview ... 30 Schematics ... 51 ADC Fast Magnitude ... 30 Evaluation Board Layouts ... 61 ADC Overrange (OR) .. 31 Bill of Materials ... 69 Gain Switching .. 31 Outline Dimensions ... 71 Signal Monitor .. 33 Ordering Guide .. 72 Rev. B | Page 2 of 72 Document Outline FEATURES APPLICATIONS PRODUCT HIGHLIGHTS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations Single-Ended Input Configuration VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND STANDBY MODE DIGITAL OUTPUTS Digital Output Enable Function (OEB) TIMING Data Clock Output (DCO) ADC OVERRANGE AND GAIN CONTROL FAST DETECT OVERVIEW ADC FAST MAGNITUDE ADC OVERRANGE (OR) GAIN SWITCHING Coarse Upper Threshold (C_UT) Fine Upper Threshold (F_UT) Fine Lower Threshold (F_LT) Increment Gain (IG) and Decrement Gain (DG) SIGNAL MONITOR PEAK DETECTOR MODE RMS/MS MAGNITUDE MODE THRESHOLD CROSSING MODE ADDITIONAL CONTROL BITS Signal Monitor Enable Bit Complex Power Calculation Mode Enable Bit DC CORRECTION DC Correction Bandwidth DC Correction Readback DC Correction Freeze DC Correction Enable Bits SIGNAL MONITOR SPORT OUTPUT SMI SCLK SMI SDFS SMI SDO BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES CHANNEL/CHIP SYNCHRONIZATION SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers MEMORY MAP MEMORY MAP REGISTER DESCRIPTION Sync Control (Register 0x100) Bit 7—Signal Monitor Sync Enable Bits [6:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable Fast Detect Control (Register 0x104) Bits [7:4]—Reserved Bits [3:1]—Fast Detect Mode Select Bit 0—Fast Detect Enable Coarse Upper Threshold (Register 0x105) Bits [7:3]—Reserved Bits [2:0]—Coarse Upper Threshold Fine Upper Threshold (Register 0x106 and Register 0x107) Register 0x106, Bits [7:0]—Fine Upper Threshold [7:0] Register 0x107, Bits [7:5]—Reserved Register 0x107, Bits [4:0]—Fine Upper Threshold [12:8] Fine Lower Threshold (Register 0x108 and Register 0x109) Register 0x108, Bits [7:0]—Fine Lower Threshold [7:0]Register 0x109, Bits [7:5]—ReservedRegister 0x109, Bits [4:0]—Fine Lower Threshold [12:8] Increase Gain Dwell Time (Register 0x10A andRegister 0x10B) Register 0x10A, Bits [7:0]—Increase Gain Dwell Time [7:0]Register 0x10B, Bits [7:0]—Increase Gain Dwell Time [15:8] Signal Monitor DC Correction Control (Register 0x10C) Bit 7—ReservedBit 6—DC Correction Freeze Bits [5:2]—DC Correction Bandwidth Bit 1—DC Correction for Signal Path Enable Bit 0—DC Correction for Signal Monitor Enable Signal Monitor DC Value Channel A (Register 0x10D and Register 0x10E) Register 0x10D, Bits [7:0]—DC Value Channel A [7:0] Register 0x10E, Bits [7:6]—Reserved Register 0x10E, Bits [5:0]—DC Value Channel A [13:8] Signal Monitor DC Value Channel B (Register 0x10F and Register 0x110) Register 0x10F Bits [7:0]—DC Value Channel B [7:0] Register 0x110 Bits [7:6]—Reserved Register 0x110 Bits [5:0]—DC Value Channel B [13:8] Signal Monitor SPORT Control (Register 0x111) Bit 7—Reserved Bit 6—RMS/MS Magnitude Output Enable Bit 5—Peak Detector Output Enable Bit 4—Threshold Crossing Output Enable Bits [3:2]—SPORT SMI SCLK Divide Bit 1— SPORT SMI SCLK Sleep Bit 0—Signal Monitor SPORT Output Enable Signal Monitor Control (Register 0x112) Bit 7—Complex Power Calculation Mode Enable Bits [6:4]—Reserved Bit 3—Signal Monitor RMS/MS Select Bits [2:1]—Signal Monitor Mode Bit 0—Signal Monitor Enable Signal Monitor Period (Register 0x113 to Register 0x115) Register 0x113, Bits [7:0]—Signal Monitor Period [7:0] Register 0x114, Bits [7:0]—Signal Monitor Period [15:8] Register 0x115, Bits [7:0]—Signal Monitor Period [23:16] Signal Monitor Result Channel A (Register 0x116 to Register 0x118) Register 0x116, Bits [7:0]—Signal Monitor Result Channel A [7:0] Register 0x117, Bits [7:0]—Signal Monitor Result Channel A [15:8] Register 0x118, Bits [7:4]—Reserved Register 0x118, Bits [3:0]—Signal Monitor Result Channel A [19:16] Signal Monitor Result Channel B (Register 0x119 to Register 0x11B) Register 0x119, Bits [7:0]— Signal Monitor Result Channel B [7:0] Register 0x11A, Bits [7:0]—Signal Monitor Result Channel B [15:8] Register 0x11B, Bits [7:4]—Reserved Register 0x11B, Bits [3:0]—Signal Monitor Result Channel B [19:16] APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS Reference Decoupling SPI Port EVALUATION BOARD POWER SUPPLIES INPUT SIGNALS OUTPUT SIGNALS DEFAULT OPERATION AND JUMPER SELECTION SETTINGS POWER VIN RBIAS CLOCK PDWN CSB SCLK/DFS SDIO/DCS ALTERNATIVE CLOCK CONFIGURATIONS ALTERNATIVE ANALOG INPUT DRIVE CONFIGURATION SCHEMATICS EVALUATION BOARD LAYOUTS BILL OF MATERIALS OUTLINE DIMENSIONS ORDERING GUIDE
AD9600 TABLE OF CONTENTS
Features .. 1 Peak Detector Mode... 33 Applications ... 1 RMS/MS Magnitude Mode ... 33 Product Highlights ... 1 Threshold Crossing Mode ... 34 Functional Block Diagram .. 1 Additional Control Bits ... 34 Revision History ... 3 DC Correction .. 35 General Description ... 4 Signal Monitor SPORT Output .. 35 Specifications ... 5 Built-In Self-Test (BIST) and Output Test .. 36 DC Specifications ... 5 Built-In Self-Test (BIST) .. 36 AC Specifications .. 6 Output Test Modes ... 36 Digital Specifications ... 7 Channel/Chip Synchronization .. 37 Switching Specifications .. 9 Serial Port Interface (SPI) .. 38 Timing Characteristics .. 10 Configuration Using the SPI ... 38 Timing Diagrams .. 10 Hardware Interface ... 38 Absolute Maximum Ratings .. 12 Configuration Without the SPI .. 39 Thermal Characteristics .. 12 SPI Accessible Features .. 39 ESD Caution .. 12 Memory Map .. 40 Pin Configuration and Function Descriptions ... 13 Reading the Memory Map Table .. 40 Equivalent Circuits ... 17 Memory Map .. 41 Typical Performance Characteristics ... 18 Memory Map Register Description ... 44 Theory of Operation .. 23 Applications Information .. 47 ADC Architecture .. 23 Design Guidelines .. 47 Analog Input Considerations .. 23 Evaluation Board .. 48 Voltage Reference ... 25 Power Supplies .. 48 Clock Input Considerations .. 26 Input Signals.. 48 Power Dissipation and Standby Mode ... 28 Output Signals .. 48 Digital Outputs ... 28 Default Operation and Jumper Selection Settings ... 49 Timing .. 29 Alternative Clock Configurations .. 49 ADC Overrange and Gain Control .. 30 Alternative Analog Input Drive Configuration.. 50 Fast Detect Overview ... 30 Schematics ... 51 ADC Fast Magnitude ... 30 Evaluation Board Layouts ... 61 ADC Overrange (OR) .. 31 Bill of Materials ... 69 Gain Switching .. 31 Outline Dimensions ... 71 Signal Monitor .. 33 Ordering Guide .. 72 Rev. B | Page 2 of 72 Document Outline FEATURES APPLICATIONS PRODUCT HIGHLIGHTS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations Single-Ended Input Configuration VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND STANDBY MODE DIGITAL OUTPUTS Digital Output Enable Function (OEB) TIMING Data Clock Output (DCO) ADC OVERRANGE AND GAIN CONTROL FAST DETECT OVERVIEW ADC FAST MAGNITUDE ADC OVERRANGE (OR) GAIN SWITCHING Coarse Upper Threshold (C_UT) Fine Upper Threshold (F_UT) Fine Lower Threshold (F_LT) Increment Gain (IG) and Decrement Gain (DG) SIGNAL MONITOR PEAK DETECTOR MODE RMS/MS MAGNITUDE MODE THRESHOLD CROSSING MODE ADDITIONAL CONTROL BITS Signal Monitor Enable Bit Complex Power Calculation Mode Enable Bit DC CORRECTION DC Correction Bandwidth DC Correction Readback DC Correction Freeze DC Correction Enable Bits SIGNAL MONITOR SPORT OUTPUT SMI SCLK SMI SDFS SMI SDO BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES CHANNEL/CHIP SYNCHRONIZATION SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers MEMORY MAP MEMORY MAP REGISTER DESCRIPTION Sync Control (Register 0x100) Bit 7—Signal Monitor Sync Enable Bits [6:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable Fast Detect Control (Register 0x104) Bits [7:4]—Reserved Bits [3:1]—Fast Detect Mode Select Bit 0—Fast Detect Enable Coarse Upper Threshold (Register 0x105) Bits [7:3]—Reserved Bits [2:0]—Coarse Upper Threshold Fine Upper Threshold (Register 0x106 and Register 0x107) Register 0x106, Bits [7:0]—Fine Upper Threshold [7:0] Register 0x107, Bits [7:5]—Reserved Register 0x107, Bits [4:0]—Fine Upper Threshold [12:8] Fine Lower Threshold (Register 0x108 and Register 0x109) Register 0x108, Bits [7:0]—Fine Lower Threshold [7:0]Register 0x109, Bits [7:5]—ReservedRegister 0x109, Bits [4:0]—Fine Lower Threshold [12:8] Increase Gain Dwell Time (Register 0x10A andRegister 0x10B) Register 0x10A, Bits [7:0]—Increase Gain Dwell Time [7:0]Register 0x10B, Bits [7:0]—Increase Gain Dwell Time [15:8] Signal Monitor DC Correction Control (Register 0x10C) Bit 7—ReservedBit 6—DC Correction Freeze Bits [5:2]—DC Correction Bandwidth Bit 1—DC Correction for Signal Path Enable Bit 0—DC Correction for Signal Monitor Enable Signal Monitor DC Value Channel A (Register 0x10D and Register 0x10E) Register 0x10D, Bits [7:0]—DC Value Channel A [7:0] Register 0x10E, Bits [7:6]—Reserved Register 0x10E, Bits [5:0]—DC Value Channel A [13:8] Signal Monitor DC Value Channel B (Register 0x10F and Register 0x110) Register 0x10F Bits [7:0]—DC Value Channel B [7:0] Register 0x110 Bits [7:6]—Reserved Register 0x110 Bits [5:0]—DC Value Channel B [13:8] Signal Monitor SPORT Control (Register 0x111) Bit 7—Reserved Bit 6—RMS/MS Magnitude Output Enable Bit 5—Peak Detector Output Enable Bit 4—Threshold Crossing Output Enable Bits [3:2]—SPORT SMI SCLK Divide Bit 1— SPORT SMI SCLK Sleep Bit 0—Signal Monitor SPORT Output Enable Signal Monitor Control (Register 0x112) Bit 7—Complex Power Calculation Mode Enable Bits [6:4]—Reserved Bit 3—Signal Monitor RMS/MS Select Bits [2:1]—Signal Monitor Mode Bit 0—Signal Monitor Enable Signal Monitor Period (Register 0x113 to Register 0x115) Register 0x113, Bits [7:0]—Signal Monitor Period [7:0] Register 0x114, Bits [7:0]—Signal Monitor Period [15:8] Register 0x115, Bits [7:0]—Signal Monitor Period [23:16] Signal Monitor Result Channel A (Register 0x116 to Register 0x118) Register 0x116, Bits [7:0]—Signal Monitor Result Channel A [7:0] Register 0x117, Bits [7:0]—Signal Monitor Result Channel A [15:8] Register 0x118, Bits [7:4]—Reserved Register 0x118, Bits [3:0]—Signal Monitor Result Channel A [19:16] Signal Monitor Result Channel B (Register 0x119 to Register 0x11B) Register 0x119, Bits [7:0]— Signal Monitor Result Channel B [7:0] Register 0x11A, Bits [7:0]—Signal Monitor Result Channel B [15:8] Register 0x11B, Bits [7:4]—Reserved Register 0x11B, Bits [3:0]—Signal Monitor Result Channel B [19:16] APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS Reference Decoupling SPI Port EVALUATION BOARD POWER SUPPLIES INPUT SIGNALS OUTPUT SIGNALS DEFAULT OPERATION AND JUMPER SELECTION SETTINGS POWER VIN RBIAS CLOCK PDWN CSB SCLK/DFS SDIO/DCS ALTERNATIVE CLOCK CONFIGURATIONS ALTERNATIVE ANALOG INPUT DRIVE CONFIGURATION SCHEMATICS EVALUATION BOARD LAYOUTS BILL OF MATERIALS OUTLINE DIMENSIONS ORDERING GUIDE