Datasheet AD9627 (Analog Devices) - 8

link to page 8 link to page 8
AD9627 ADC AC SPECIFICATIONS—AD9627-80/AD9627-105
AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, DCS enabled, fast detect output pins disabled, and signal monitor disabled, unless otherwise noted.
Table 3. AD9627-80 AD9627-105 Parameter1 Te mperature Min Typ Max Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 2.3 MHz 25°C 69.7 69.6 dB fIN = 70 MHz 25°C 69.5 69.4 dB Full 68.1 68.6 dB fIN = 140 MHz 25°C 69.2 69.1 dB fIN = 220 MHz 25°C 68.5 68.4 dB SIGNAL-TO-NOISE AND DISTORTION (SINAD) fIN = 2.3 MHz 25°C 69.6 69.5 dB fIN = 70 MHz 25°C 69.4 69.3 dB Full 67.4 68.0 dB fIN = 140 MHz 25°C 69.0 69.0 dB fIN = 220 MHz 25°C 68.3 68.1 dB EFFECTIVE NUMBER OF BITS (ENOB) fIN = 2.3 MHz 25°C 11.5 11.4 Bits fIN = 70 MHz 25°C 11.4 11.4 Bits fIN = 140 MHz 25°C 11.4 11.4 Bits fIN = 220 MHz 25°C 11.3 11.2 Bits WORST SECOND OR THIRD HARMONIC fIN = 2.3 MHz 25°C −87 −87 dBc fIN = 70 MHz 25°C −85 −85 dBc Full −74 −74 dBc fIN = 140 MHz 25°C −84 −84 dBc fIN = 220 MHz 25°C −83 −83 dBc SPURIOUS-FREE DYNAMIC RANGE (SFDR) fIN = 2.3 MHz 25°C 87 87 dBc fIN = 70 MHz 25°C 85 85 dBc Full 74 74 dBc fIN = 140 MHz 25°C 84 84 dBc fIN = 220 MHz 25°C 83 83 dBc WORST OTHER HARMONIC OR SPUR fIN = 2.3 MHz 25°C −92 −92 dBc fIN = 70 MHz 25°C −89 −88 dBc Full −82 −82 dBc fIN = 140 MHz 25°C −89 −87 dBc fIN = 220 MHz 25°C −89 −86 dBc TWO-TONE SFDR fIN = 29.1 MHz, 32.1 MHz (−7 dBFS ) 25°C 85 85 dBc fIN = 169.1 MHz, 172.1 MHz (−7 dBFS ) 25°C 82 82 dBc CROSSTALK2 Full −95 −95 dB ANALOG INPUT BANDWIDTH 25°C 650 650 MHz 1 See Application Note AN-835, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions. 2 Crosstalk is measured at 100 MHz with −1 dBFS on one channel and with no input on the alternate channel. Rev. B | Page 7 of 76 Document Outline Features Applications Functional Block Diagram Product Highlights Revision History General Description Specifications ADC DC Specifications—AD9627-80/AD9627-105 ADC DC Specifications—AD9627-125/AD9627-150 ADC AC Specifications—AD9627-80/AD9627-105 ADC AC Specifications—AD9627-125/AD9627-150 Digital Specifications Switching Specifications—AD9627-80/AD9627-105 Switching Specifications—AD9627-125/AD9627-150 Timing Specifications Timing Diagrams Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configurations and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation ADC Architecture Analog Input Considerations Input Common Mode Differential Input Configurations Single-Ended Input Configuration Voltage Reference Internal Reference Connection External Reference Operation Clock Input Considerations Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations Power Dissipation and Standby Mode Digital Outputs Digital Output Enable Function (OEB) Timing Data Clock Output (DCO) ADC Overrange and Gain Control Fast Detect Overview ADC Fast Magnitude ADC Overrange (OR) Gain Switching Coarse Upper Threshold (C_UT) Fine Upper Threshold (F_UT) Fine Lower Threshold (F_LT) Increment Gain (IG) and Decrement Gain (DG) Signal Monitor Peak Detector Mode RMS/MS Magnitude Mode Threshold Crossing Mode Additional Control Bits Signal Monitor Enable Bit Complex Power Calculation Mode Enable Bit DC Correction DC Correction Bandwidth DC Correction Readback DC Correction Freeze DC Correction Enable Bits Signal Monitor SPORT Output SMI SCLK SMI SDFS SMI SDO Built-In Self-Test (BIST) and Output Test Built-In Self-Test (BIST) Output Test Modes Channel/Chip Synchronization Serial Port Interface (SPI) Configuration Using the SPI Hardware Interface Configuration Without the SPI SPI Accessible Features Memory Map Reading the Memory Map Register Table Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers Memory Map Register Table Memory Map Register Descriptions Sync Control (Register 0x100) Bit 7—Signal Monitor Sync Enable Bits[6:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable Fast Detect Control (Register 0x104) Bits[7:4]—Reserved Bits[3:1]—Fast Detect Mode Select Bit 0—Fast Detect Enable Coarse Upper Threshold (Register 0x105) Bits[7:3]—Reserved Bits[2:0]—Coarse Upper Threshold Fine Upper Threshold (Register 0x106 and Register 0x107) Register 0x106, Bits[7:0]—Fine Upper Threshold[7:0] Register 0x107, Bits[7:5]—Reserved Register 0x107, Bits[4:0]—Fine Upper Threshold[12:8] Fine Lower Threshold (Register 0x108 and Register 0x109) Register 0x108, Bits[7:0]—Fine Lower Threshold[7:0] Register 0x109, Bits[7:5]—Reserved Register 0x109, Bits[4:0]—Fine Lower Threshold[12:8] Increase Gain Dwell Time (Register 0x10A and Register 0x10B) Register 0x10A, Bits[7:0]—Increase Gain Dwell Time[7:0] Register 0x10B, Bits[7:0]—Increase Gain Dwell Time[15:8] Signal Monitor DC Correction Control (Register 0x10C) Bit 7—Reserved Bit 6—DC Correction Freeze Bits[5:2]—DC Correction Bandwidth Bit 1—DC Correction for Signal Path Enable Bit 0—DC Correction for Signal Monitor Enable Signal Monitor DC Value Channel A (Register 0x10D and Register 0x10E) Register 0x10D, Bits[7:0]—DC Value Channel A[7:0] Register 0x10E, Bits[7:6]—Reserved Register 0x10E, Bits[5:0]—DC Value Channel A[13:8] Signal Monitor DC Value Channel B (Register 0x10F and Register 0x110) Register 0x10F, Bits[7:0]—DC Value Channel B[7:0] Register 0x110, Bits[7:6]—Reserved Register 0x110, Bits[5:0]—DC Value Channel B[13:8] Signal Monitor SPORT Control (Register 0x111) Bit 7—Reserved Bit 6—RMS/MS Magnitude Output Enable Bit 5—Peak Detector Output Enable Bit 4—Threshold Crossing Output Enable Bits[3:2]—SPORT SMI SCLK Divide Bit 1— SPORT SMI SCLK Sleep Bit 0—Signal Monitor SPORT Output Enable Signal Monitor Control (Register 0x112) Bit 7—Complex Power Calculation Mode Enable Bits[6:4]—Reserved Bit 3—Signal Monitor RMS/MS Select Bits[2:1]—Signal Monitor Mode Bit 0—Signal Monitor Enable Signal Monitor Period (Register 0x113 to Register 0x115) Register 0x113, Bits[7:0]—Signal Monitor Period[7:0] Register 0x114, Bits[7:0]—Signal Monitor Period[15:8] Register 0x115, Bits[7:0]—Signal Monitor Period[23:16] Signal Monitor Result Channel A (Register 0x116 to Register 0x118) Register 0x116, Bits[7:0]—Signal Monitor Result Channel A[7:0] Register 0x117, Bits[7:0]—Signal Monitor Result Channel A[15:8] Register 0x118, Bits[7:4]—Reserved Register 0x118, Bits[3:0]—Signal Monitor Result Channel A[19:16] Signal Monitor Result Channel B (Register 0x119 to Register 0x11B) Register 0x119, Bits[7:0]— Signal Monitor Result Channel B[7:0] Register 0x11A, Bits[7:0]—Signal Monitor Result Channel B[15:8] Register 0x11B, Bits[7:4]—Reserved Register 0x11B, Bits[3:0]—Signal Monitor Result Channel B[19:16] Applications Information Design Guidelines Power and Ground Recommendations LVDS Operation Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS Reference Decoupling SPI Port Evaluation Board Power Supplies Input Signals Output Signals Default Operation and Jumper Selection Settings POWER VIN CLOCK PDWN CSB SCLK/DFS SDIO/DCS Alternative Clock Configurations Alternative Analog Input Drive Configuration Schematics Evaluation Board Layouts Bill of Materials Outline Dimensions Ordering Guide