Datasheet AD9258 (Analog Devices)

14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) AD9258 FEATURES FUNCTIONAL BLOCK DIAGRAM SNR = 77.6 dBFS @ 70 MHz and 125 MSPS SDIO/ SCLK/ AVDD CSB DRVDD DCS DFS SFDR = 88 dBc @ 70 MHz and 125 MSPS Low power: 750 mW @ 125 MSPS SPI AD9258 1.8 V analog supply operation 1.8 V CMOS or LVDS output supply PROGRAMMING DATA ORA Integer 1-to-8 input clock divider VIN+A D13A (MSB) CMOS/LVDS 14 ADC TO IF sampling frequencies to 300 MHz OUTPUT BUFFER VIN–A D0A (LSB) −152.8 dBm/Hz small signal input noise with 200 Ω input impedance @ 70 MHz and 125 MSPS VREF DIVIDE 1 CLK+ TO 8 Optional on-chip dither CLK– SENSE Programmable internal ADC voltage reference DUTY CYCLE DCO DCOA REF STABILIZER GENERATION Integrated ADC sample-and-hold inputs SELECT DCOB VCM Flexible analog input range: 1 V p-p to 2 V p-p RBIAS ORB Differential analog inputs with 650 MHz bandwidth D13B (MSB) VIN–B CMOS/LVDS 14 ADC clock duty cycle stabilizer ADC TO OUTPUT BUFFER VIN+B D0B (LSB) 95 dB channel isolation/crosstalk MULTICHIP Serial port control SYNC User-configurable, built-in self-test (BIST) capability Energy-saving power-down modes AGND SYNC PDWN OEB NOTES
001
1. PIN NAMES ARE FOR THE CMOS PIN CONFIGURATION ONLY; APPLICATIONS SEE FIGURE 7 FOR LVDS PIN NAMES.
08124-
Communications
Figure 1.
Diversity radio systems PRODUCT HIGHLIGHTS Multimode digital receivers (3G)
1. On-chip dither option for improved SFDR performance
GSM, EDGE, W-CDMA, LTE,
with low power analog input.
CDMA2000, WiMAX, TD-SCDMA
2. Proprietary differential input that maintains excellent SNR
I/Q demodulation systems
performance for input frequencies up to 300 MHz.
Smart antenna systems
3. Operation from a single 1.8 V supply and a separate digital
General-purpose software radios
output driver supply accommodating 1.8 V CMOS or
Broadband data applications
LVDS outputs.
Ultrasound equipment
4. Standard serial port interface (SPI) that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock DCS, power-down, test modes, and voltage reference mode. 5. Pin compatibility with the AD9268, allowing a simple migration from 14 bits to 16 bits. The AD9258 is also pin compatible with the AD9251, AD9231, and AD9204 family of products for lower sample rate, low power applications.
Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2009 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS ADC DC SPECIFICATIONS ADC AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Input Common Mode Common-Mode Voltage Servo Dither Large-Signal FFT Small-Signal FFT Static Linearity Differential Input Configurations VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations CHANNEL/CHIP SYNCHRONIZATION POWER DISSIPATION AND STANDBY MODE DIGITAL OUTPUTS Digital Output Enable Function (OEB) TIMING Data Clock Output (DCO) BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers MEMORY MAP REGISTER TABLE MEMORY MAP REGISTER DESCRIPTIONS Sync Control (Register 0x100) Bits[7:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations LVDS Operation Exposed Paddle Thermal Heat Slug Recommendations VCM RBIAS Reference Decoupling SPI Port OUTLINE DIMENSIONS ORDERING GUIDE