Datasheet AD9249 (Analog Devices) - 6

link to page 6 link to page 6 link to page 6
Data Sheet AD9249 AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 2. Parameter1 Temp Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 9.7 MHz 25°C 75.4 dBFS fIN = 19.7 MHz Full 74.4 75.3 dBFS fIN = 48 MHz 25°C 74.7 dBFS fIN = 69.5 MHz 25°C 74.4 dBFS fIN = 118 MHz 25°C 72.8 dBFS fIN = 139.5 MHz 25°C 72.2 dBFS SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD) fIN = 9.7 MHz 25°C 75.4 dBFS fIN = 19.7 MHz Full 74.0 75.3 dBFS fIN = 48 MHz 25°C 74.7 dBFS fIN = 69.5 MHz 25°C 74.4 dBFS fIN = 118 MHz 25°C 72.6 dBFS fIN = 139.5 MHz 25°C 71.8 dBFS EFFECTIVE NUMBER OF BITS (ENOB) fIN = 9.7 MHz 25°C 12.2 Bits fIN = 19.7 MHz Full 12.0 12.2 Bits fIN = 48 MHz 25°C 12.1 Bits fIN = 69.5 MHz 25°C 12.1 Bits fIN = 118 MHz 25°C 11.8 Bits fIN = 139.5 MHz 25°C 11.6 Bits SPURIOUS-FREE DYNAMIC RANGE (SFDR) fIN = 9.7 MHz 25°C 95 dBc fIN = 19.7 MHz Full 85 93 dBc fIN = 48 MHz 25°C 94 dBc fIN = 69.5 MHz 25°C 92 dBc fIN = 118 MHz 25°C 83 dBc fIN = 139.5 MHz 25°C 82 dBc WORST HARMONIC (SECOND OR THIRD) fIN = 9.7 MHz 25°C −98 dBc fIN = 19.7 MHz Full −93 −85 dBc fIN = 48 MHz 25°C −94 dBc fIN = 69.5 MHz 25°C −92 dBc fIN = 118 MHz 25°C −83 dBc fIN = 139.5 MHz 25°C −82 dBc WORST OTHER (EXCLUDING SECOND OR THIRD) fIN = 9.7 MHz 25°C −95 dBc fIN = 19.7 MHz Full −96 −86 dBc fIN = 48 MHz 25°C −94 dBc fIN = 69.5 MHz 25°C −92 dBc fIN = 118 MHz 25°C −90 dBc fIN = 139.5 MHz 25°C −90 dBc TWO-TONE INTERMODULATION DISTORTION (IMD)—AIN1 AND AIN2 = −7.0 dBFS fIN1 = 30.1 MHz, fIN2 = 32.1 MHz 25°C 92 dBc CROSSTALK, WORST ADJACENT CHANNEL2 25°C −90 dB Crosstalk, Worst Adjacent Channel Overrange Condition3 25°C −85 dB ANALOG INPUT BANDWIDTH, FULL POWER 25°C 650 MHz 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. 2 Crosstalk is measured at 10 MHz, with −1.0 dBFS analog input on one channel and no input on the adjacent channel. 3 Overrange condition is defined as 3 dB above input full scale. Rev. 0 | Page 5 of 36 Document Outline Features Applications General Description Simplified Functional Block Diagram Product Highlights Revision History Functional Block Diagram Specifications DC Specifications AC Specifications Digital Specifications Switching Specifications Timing Diagrams Timing Specifications SYNC Timing Diagram Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Equivalent Circuits Theory of Operation Analog Input Considerations Input Common Mode Differential Input Configurations Voltage Reference Internal Reference Connection External Reference Operation Clock Input Considerations Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations Power Dissipation and Power-Down Mode Digital Outputs and Timing SDIO/DFS Pin SCLK/DTP Pin CSB1 and CSB2 Pins RBIAS1 and RBIAS2 Pins Built-In Output Test Modes Output Test Modes Serial Port Interface (SPI) Configuration Using the SPI Hardware Interface Configuration Without the SPI SPI Accessible Features Memory Map Reading the Memory Map Register Table Open Locations Default Values Logic Levels Channel Specific Registers Memory Map Memory Map Register Descriptions Device Index (Register 0x04 and Register 0x05) Transfer (Register 0xFF) Power Modes (Register 0x08) Bits[7:6]—Open Bit 5—External Power-Down Pin Function Bits[4:2]—Open Bits[1:0]—Internal Power-Down Mode Enhancement Control (Register 0x0C) Bits[7:3]—Open Bit 2—Chop Mode Bits[1:0]—Open Output Mode (Register 0x14) Bit 7—Open Bit 6—LVDS-ANSI/LVDS-IEEE Option Bits[5:3]—Open Bit 2—Output Invert Bit 1—Open Bit 0—Output Format Output Adjust (Register 0x15) Bits[7:6]—Open Bits[5:4]—Output Driver Termination Bits[3:1]—Open Bit 0—FCO±x, DCO±x Output Drive Output Phase (Register 0x16) Bit 7—Open Bits[6:4]—Input Clock Phase Adjust Bits[3:0]—Output Clock Phase Adjust Resolution/Sample Rate Override (Register 0x100) User I/O Control 2 (Register 0x101) Bits[7:1]—Open Bit 0—SDIO Pull-Down User I/O Control 3 (Register 0x102) Bits[7:4]—Open Bit 3—VCM Power-Down Bits[2:0]—Open Applications Information Design Guidelines Power and Ground Recommendations Board Layout Considerations Sources of Coupling Crosstalk Between Inputs Coupling of Digital Output Switching Noise to Analog Inputs and Clock Clock Stability Considerations VCM Reference Decoupling SPI Port Outline Dimensions Ordering Guide