Datasheet AD9689 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | 14-Bit, 2.0 GSPS/2.6 GSPS, JESD204B, Dual Analog-to-Digital Converter |
| Seiten / Seite | 129 / 3 — AD9689. Data Sheet. TABLE OF CONTENTS |
| Revision | A |
| Dateiformat / Größe | PDF / 2.3 Mb |
| Dokumentensprache | Englisch |
AD9689. Data Sheet. TABLE OF CONTENTS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 6 link to page 6 link to page 7 link to page 9 link to page 10 link to page 11 link to page 13 link to page 13 link to page 13 link to page 14 link to page 17 link to page 22 link to page 24 link to page 24 link to page 24 link to page 27 link to page 28 link to page 28 link to page 30 link to page 30 link to page 32 link to page 32 link to page 32 link to page 33 link to page 33 link to page 35 link to page 35 link to page 37 link to page 39 link to page 39 link to page 39 link to page 39 link to page 42 link to page 50 link to page 56 link to page 56 link to page 57 link to page 59 link to page 62 link to page 63 link to page 64 link to page 66 link to page 66 link to page 66 link to page 67 link to page 67 link to page 69 link to page 70 link to page 78 link to page 78 link to page 78 link to page 80 link to page 80 link to page 80 link to page 82 link to page 84 link to page 86 link to page 86 link to page 86 link to page 86 link to page 88 link to page 88 link to page 89 link to page 91 link to page 91 link to page 91 link to page 91 link to page 92 link to page 92 link to page 93 link to page 127 link to page 127 link to page 128 link to page 128 link to page 129 link to page 129
AD9689 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Mixed Decimation Settings .. 56 Applications ... 1 DDC Example Configurations ... 58 Functional Block Diagram .. 1 DDC Power Consumption .. 61 Revision History ... 3 Signal Monitor .. 62 General Description ... 4 SPORT over JESD204B .. 63 Specifications ... 5 Digital Outputs ... 65 DC Specifications ... 5 Introduction to the JESD204B Interface ... 65 AC Specifications .. 6 JESD204B Overview .. 65 Digital Specifications ... 8 Functional Overview ... 66 Switching Specifications .. 9 JESD204B Link Establishment ... 66 Timing Specifications .. 10 Physical Layer (Driver) Outputs .. 68 Absolute Maximum Ratings .. 12 fS × 4 Mode .. 69 Thermal Resistance .. 12 Setting Up the AD9689 Digital Interface ... 70 ESD Caution .. 12 Deterministic Latency .. 77 Pin Configuration and Function Descriptions ... 13 Subclass 0 Operation .. 77 Typical Performance Characteristics ... 16 Subclass 1 Operation .. 77 Equivalent Circuits ... 21 Multichip Synchronization .. 79 Theory of Operation .. 23 Normal Mode .. 79 ADC Architecture .. 23 Timestamp Mode ... 79 Analog Input Considerations .. 23 SYSREF Input .. 81 Voltage Reference ... 26 SYSREF± Setup/Hold Window Monitor ... 83 DC Offset Calibration .. 27 Latency ... 85 Clock Input Considerations .. 27 End to End Total Latency .. 85 Power-Down/Standby Mode... 29 Example Latency Calculations.. 85 Temperature Diode .. 29 LMFC Referenced Latency .. 85 ADC Overrange and Fast Detect .. 31 Test Modes ... 87 ADC Overrange .. 31 ADC Test Modes .. 87 Fast Threshold Detection (FD_A and FD_B) .. 31 JESD204B Block Test Modes .. 88 ADC Application Modes and JESD204B Tx Converter Serial Port Interface .. 90 Mapping ... 32 Configuration Using the SPI ... 90 Programmable FIR Filters ... 34 Hardware Interface ... 90 Supported Modes.. 34 SPI Accessible Features .. 90 Programming Instructions .. 36 Memory Map .. 91 Digital Downconverter (DDC) ... 38 Reading the Memory Map Register Table ... 91 DDC I/Q Input Selection .. 38 Memory Map Register Details .. 92 DDC I/Q Output Selection ... 38 Applications Information .. 126 DDC General Description .. 38 Power Supply Recommendations ... 126 DDC Frequency Translation ... 41 Layout Guidelines... 127 DDC Decimation Filters .. 49 AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8) ... 127 DDC Gain Stage ... 55 Outline Dimensions ... 128 DDC Complex to Real Conversion .. 55 Ordering Guide .. 128 Rev. 0 | Page 2 of 128 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Dither Absolute Maximum Input Swing VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN AND STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FIR FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC Frequency Translation Stage (Optional) DDC Filtering Stage DDC Gain Stage (Optional) DDC Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS DDC POWER CONSUMPTION SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) fS × 4 MODE SETTING UP THE AD9689 DIGITAL INTERFACE Example 1—Full Bandwidth Mode Example 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF INPUT SYSREF Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTER DETAILS Analog Devices SPI Registers Clock/SYSREF/Chip Power-Down Pin Control Registers Chip Operating Mode Control Registers Fast Detect and Signal Monitor Control Registers DDC Function Registers (See the Digital Downconverter (DDC) Section) Digital Outputs and Test Modes Programmable Filter (PFILT) Control and Coefficients Registers VREF/Analog Input Control Registers APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN E7) AND AGND (PIN E6 AND PIN E8) OUTLINE DIMENSIONS ORDERING GUIDE
AD9689 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Mixed Decimation Settings .. 56 Applications ... 1 DDC Example Configurations ... 58 Functional Block Diagram .. 1 DDC Power Consumption .. 61 Revision History ... 3 Signal Monitor .. 62 General Description ... 4 SPORT over JESD204B .. 63 Specifications ... 5 Digital Outputs ... 65 DC Specifications ... 5 Introduction to the JESD204B Interface ... 65 AC Specifications .. 6 JESD204B Overview .. 65 Digital Specifications ... 8 Functional Overview ... 66 Switching Specifications .. 9 JESD204B Link Establishment ... 66 Timing Specifications .. 10 Physical Layer (Driver) Outputs .. 68 Absolute Maximum Ratings .. 12 fS × 4 Mode .. 69 Thermal Resistance .. 12 Setting Up the AD9689 Digital Interface ... 70 ESD Caution .. 12 Deterministic Latency .. 77 Pin Configuration and Function Descriptions ... 13 Subclass 0 Operation .. 77 Typical Performance Characteristics ... 16 Subclass 1 Operation .. 77 Equivalent Circuits ... 21 Multichip Synchronization .. 79 Theory of Operation .. 23 Normal Mode .. 79 ADC Architecture .. 23 Timestamp Mode ... 79 Analog Input Considerations .. 23 SYSREF Input .. 81 Voltage Reference ... 26 SYSREF± Setup/Hold Window Monitor ... 83 DC Offset Calibration .. 27 Latency ... 85 Clock Input Considerations .. 27 End to End Total Latency .. 85 Power-Down/Standby Mode... 29 Example Latency Calculations.. 85 Temperature Diode .. 29 LMFC Referenced Latency .. 85 ADC Overrange and Fast Detect .. 31 Test Modes ... 87 ADC Overrange .. 31 ADC Test Modes .. 87 Fast Threshold Detection (FD_A and FD_B) .. 31 JESD204B Block Test Modes .. 88 ADC Application Modes and JESD204B Tx Converter Serial Port Interface .. 90 Mapping ... 32 Configuration Using the SPI ... 90 Programmable FIR Filters ... 34 Hardware Interface ... 90 Supported Modes.. 34 SPI Accessible Features .. 90 Programming Instructions .. 36 Memory Map .. 91 Digital Downconverter (DDC) ... 38 Reading the Memory Map Register Table ... 91 DDC I/Q Input Selection .. 38 Memory Map Register Details .. 92 DDC I/Q Output Selection ... 38 Applications Information .. 126 DDC General Description .. 38 Power Supply Recommendations ... 126 DDC Frequency Translation ... 41 Layout Guidelines... 127 DDC Decimation Filters .. 49 AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8) ... 127 DDC Gain Stage ... 55 Outline Dimensions ... 128 DDC Complex to Real Conversion .. 55 Ordering Guide .. 128 Rev. 0 | Page 2 of 128 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Dither Absolute Maximum Input Swing VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN AND STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FIR FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC Frequency Translation Stage (Optional) DDC Filtering Stage DDC Gain Stage (Optional) DDC Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS DDC POWER CONSUMPTION SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) fS × 4 MODE SETTING UP THE AD9689 DIGITAL INTERFACE Example 1—Full Bandwidth Mode Example 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF INPUT SYSREF Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTER DETAILS Analog Devices SPI Registers Clock/SYSREF/Chip Power-Down Pin Control Registers Chip Operating Mode Control Registers Fast Detect and Signal Monitor Control Registers DDC Function Registers (See the Digital Downconverter (DDC) Section) Digital Outputs and Test Modes Programmable Filter (PFILT) Control and Coefficients Registers VREF/Analog Input Control Registers APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN E7) AND AGND (PIN E6 AND PIN E8) OUTLINE DIMENSIONS ORDERING GUIDE