Datasheet LTC2404, LTC2408 (Analog Devices) - 5

LTC2404/LTC2408
W U TI I G CHARACTERISTICS The
●
denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. (Note 3) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fEOSC External Oscillator Frequency Range ● 2.56 307.2 kHz tHEO External Oscillator High Period ● 0.5 390 µs tLEO External Oscillator Low Period ● 0.5 390 µs tCONV Conversion Time FO = 0V ● 130.66 133.33 136 ms FO = VCC ● 156.80 160 163.20 ms External Oscillator (Note 11) ● 20480/fEOSC (in kHz) ms fISCK Internal SCK Frequency Internal Oscillator (Note 10) 19.2 kHz External Oscillator (Notes 10, 11) fEOSC/8 kHz DISCK Internal SCK Duty Cycle (Note 10) 45 55 % fESCK External SCK Frequency Range (Note 9) ● 2000 kHz tLESCK External SCK Low Period (Note 9) ● 250 ns tHESCK External SCK High Period (Note 9) ● 250 ns tDOUT_ISCK Internal SCK 32-Bit Data Output Time Internal Oscillator (Notes 10, 12) ● 1.64 1.67 1.70 ms External Oscillator (Notes 10, 11) ● 256/fEOSC (in kHz) ms tDOUT_ESCK External SCK 32-Bit Data Output Time (Note 9) ● 32/fESCK (in kHz) ms t1 CS ↓ to SDO Low Z ● 0 150 ns t2 CS ↑ to SDO High Z ● 0 150 ns t3 CS ↓ to SCK ↓ (Note 10) ● 0 150 ns t4 CS ↓ to SCK ↑ (Note 9) ● 50 ns tKQMAX SCK ↓ to SDO Valid ● 200 ns tKQMIN SDO Hold After SCK ↓ (Note 5) ● 15 ns t5 SCK Set-Up Before CS ↓ ● 50 ns t6 SCK Hold After CS ↓ ● 50 ns
Note 1:
Absolute Maximum Ratings are those values beyond which the
Note 10:
The converter is in internal SCK mode of operation such that life of the device may be impaired. the SCK pin is used as digital output. In this mode of operation the
Note 2:
All voltage values are with respect to GND. SCK pin has a total equivalent load capacitance CLOAD = 20pF.
Note 3:
V
Note 11:
The external oscillator is connected to the F CC = 2.7 to 5.5V unless otherwise specified, source input O pin. The external is 0Ω. oscillator frequency, fEOSC, is expressed in kHz.
Note 4:
Internal Conversion Clock source with the F
Note 12:
The converter uses the internal oscillator. O pin tied to GND or to V F CC or to external conversion clock source with O = 0V or FO = VCC. fEOSC = 153600Hz unless otherwise specified.
Note 13:
The output noise includes the contribution of the internal
Note 5:
Guaranteed by design, not subject to test. calibration operations.
Note 6:
Integral nonlinearity is defined as the deviation of a code from
Note 14:
For reference voltage values VREF > 2.5V the extended input a straight line passing through the actual endpoints of the transfer of – 0.125 • VREF to 1.125 • VREF is limited by the absolute maximum curve. The deviation is measured from the center of the quantization rating of the Analog Input Voltage pin (Pin 3). For 2.5V < VREF ≤ band. 0.267V + 0.89 • VCC the input voltage range is – 0.3V to 1.125 • VREF.
Note 7:
F For 0.267V + 0.89 • VCC < VREF ≤ VCC the input voltage range is – 0.3V O = 0V (internal oscillator) or fEOSC = 153600Hz ±2% (external oscillator). to VCC + 0.3V.
Note 8:
F
Note 15:
VS is the voltage applied to a channel input. VD is the voltage O = VCC (internal oscillator) or fEOSC = 128000Hz ± 2% (external oscillator). applied to the MUX output.
Note 9:
The converter is in external SCK mode of operation such that the SCK pin is used as digital input. The frequency of the clock signal driving SCK during the data output is fESCK and is expressed in kHz. 5