Datasheet LTC2321-12 (Analog Devices) - 5

HerstellerAnalog Devices
BeschreibungDual, 12-Bit + Sign, 2Msps Differential Input ADC with Wide Input Common Mode Range
Seiten / Seite26 / 5 — POWER. REQUIREMENTS The. denotes the specifications which apply over the …
Dateiformat / GrößePDF / 1.1 Mb
DokumentenspracheEnglisch

POWER. REQUIREMENTS The. denotes the specifications which apply over the full operating temperature

POWER REQUIREMENTS The denotes the specifications which apply over the full operating temperature

Modelllinie für dieses Datenblatt

Textversion des Dokuments

LTC2321-12
POWER REQUIREMENTS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C (Note 4). SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VDD Supply Voltage 5V Operation l 4.75 5.25 V 3.3V Operation l 3.13 3.47 V OVDD Supply Voltage l 1.71 2.63 V IVDD Supply Current 2Msps Sample Rate (IN+ = IN– = 0V) l 11.8 15 mA IOVDD Supply Current 2Msps Sample Rate (CL = 5pF) CMOS Mode l 1.8 2 mA 2Msps Sample Rate (RL = 100Ω) LVDS Mode l 7.1 11 mA INAP Nap Mode Current Conversion Done (IVDD) l 2.55 5 mA ISLEEP Sleep Mode Current Sleep Mode (IVDD + IOVDD) CMOS Mode l 1 5 μA Sleep Mode (IVDD + IOVDD) LVDS Mode l 1 5 μA PD_3.3V Power Dissipation VDD = 3.3V 2Msps Sample Rate (IN+ = IN– = 0V) CMOS Mode 37 58 mW VDD = 3.3V 2Msps Sample Rate (IN+ = IN– = 0V) LVDS Mode 52 86 mW Nap Mode VDD = 3.3V Conversion Done (IVDD + IOVDD) CMOS Mode 7.8 13 mW VDD = 3.3V Conversion Done (IVDD + IOVDD) LVDS Mode 26 41 mW Sleep Mode VDD = 3.3V Sleep Mode (IVDD + IOVDD) CMOS Mode 5 16.5 μW VDD = 3.3V Sleep Mode (IVDD + IOVDD) LVDS Mode 5 16.5 μW PD_5V Power Dissipation VDD = 5V 2Msps Sample Rate (IN+ = IN– = 0V) CMOS Mode 60 80 mW VDD = 5V 2Msps Sample Rate (IN+ = IN– = 0V) LVDS Mode 77 102.5 mW Nap Mode VDD = 5V Conversion Done (IVDD + IOVDD) CMOS Mode 13 25 mW VDD = 5V Conversion Done (IVDD + IOVDD) LVDS Mode 31 40 mW Sleep Mode VDD = 5V Sleep Mode (IVDD + IOVDD) CMOS Mode 5 25 μW VDD = 5V Sleep Mode (IVDD + IOVDD) LVDS Mode 5 25 μW 232112fb For more information www.linear.com/LTC2321-12 5 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Related Parts