Datasheet MIC7111 (Microchip) - 4

HerstellerMicrochip
BeschreibungThe MIC7111 is a micropower operational amplifier featuring rail-to-rail input and output performance in Micrel's IttyBitty SOT-23-5 package
Seiten / Seite12 / 4 — Micrel, Inc. MIC7111 DC Electrical Characteristics (Continued)
Dateiformat / GrößePDF / 610 Kb
DokumentenspracheEnglisch

Micrel, Inc. MIC7111 DC Electrical Characteristics (Continued)

Micrel, Inc MIC7111 DC Electrical Characteristics (Continued)

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Micrel, Inc. MIC7111 DC Electrical Characteristics (Continued)
VV+ = +1.8V; VV− = 0V; VCM = VOUT = VV+/2; RL = 1M; TJ = +25°C, bold values indicate –40°C ≤ TJ ≤ +85°C, unless noted.
Symbol Parameter Condition ISC Output Short-Circuit Current AVOL Voltage Gain IS Supply Current (7) Min. Typ. Sourcing, VOUT = 0V 15 25 Sinking, VOUT = 1.8V 15 25 Sourcing 400 Sinking 400 VV+ = 1.8V, VOUT = VV+/2 15 Max. Units
mA V/mV
35 µA Max. Units AC Electrical Characteristics
V+ = +1.8V; V− = 0V; VCM = VOUT = VV+/2; RL = 1M; TJ = +25°C, bold values indicate –40°C ≤ TJ ≤ +85°C, unless noted.
Symbol Parameter Condition SR Slew Rate Voltage follower, 1V step, RL = 100k
@ 0.9V, VOUT = 1VP-P GBW Gain Bandwidth Product Sourcing Min. Typ.
0.015 V/µs 25 kHz DC Electrical Characteristics (2.7V)
VV+ = +2.7V; VV− = 0V; VCM = VOUT = VV+/2; RL = 1M; TJ = +25°C, bold values indicate –40°C ≤ TJ ≤ +85°C, unless noted.
Symbol Parameter Condition VOS Input Offset Voltage TCVOS Input Offset Voltage Temperature Drift IB Input Bias Current IOS Input Offset Current RIN Input Resistance +PSRR Positive Power Supply Rejection Ratio 2.7V ≤ VV+ ≤ 5V, VV− = 0V ,
VCM = VOUT = 1.35V −PSRR Negative Power Supply Rejection Ratio CMRR Common-Mode Rejection Ratio CIN Common-Mode Input Capacitance Min. Typ. Max. 0.9 7
9 2.0
1 mV
µV/°C 10
500 0.01 Units 0.5
75 pA pA >10 TΩ 60 90 dB −2.7V ≤ VV− ≤ −5V, VV+ = 0V ,
VCM = VOUT = −1.35V 60 90 dB VCM = −0.2V to +2.9V 52 75 dB 3 pF Note:
7. Short circuit may cause the device to exceed maximum allowable power dissipation (see Note 3). February 11, 2013 4 Revision 2.0