Datasheet ATtiny13, ATtiny13V - Summary (Microchip) - 5

ATtiny13
The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than con- ventional CISC microcontrollers. The ATtiny13 provides the following features: 1K byte of In-System Programmable Flash, 64 bytes EEPROM, 64 bytes SRAM, 6 general purpose I/O lines, 32 general purpose working reg- isters, one 8-bit Timer/Counter with compare modes, Internal and External Interrupts, a 4- channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, and three soft- ware selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. The Power-down mode saves the register contents, disabling all chip functions until the next Inter- rupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions. The device is manufactured using Atmel’s high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip boot code running on the AVR core. The ATtiny13 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Evaluation kits.
5
2535JS–AVR–08/10 Document Outline Features 1. Pin Configurations 1.1 Pin Descriptions 1.1.1 VCC 1.1.2 GND 1.1.3 Port B (PB5:PB0) 1.1.4 RESET 2. Overview 2.1 Block Diagram 3. General Information 3.1 Resources 3.2 Code Examples 3.3 Data Retention 4. Register Summary 5. Instruction Set Summary 6. Ordering Information 7. Packaging Information 7.1 8P3 7.2 8S2 7.3 S8S1 7.4 20M1 7.5 10M1 8. Errata 8.1 ATtiny13 Rev. D 8.2 ATtiny13 Rev. C 8.3 ATtiny13 Rev. B 8.3.1 Wrong values read after Erase Only operation 8.3.2 High Voltage Serial Programming Flash, EEPROM, Fuse and Lock Bits may fail 8.3.3 Device may lock for further programming 8.3.4 debugWIRE communication not blocked by lock-bits 8.3.5 Watchdog Timer Interrupt disabled 8.3.6 EEPROM can not be written below 1.9 Volt 8.4 ATtiny13 Rev. A 9. Datasheet Revision History 9.1 Rev. 2535J-08/10 9.2 Rev. 2535I-05/08 9.3 Rev. 2535H-10/07 9.4 Rev. 2535G-01/07 9.5 Rev. 2535F-04/06 9.6 Rev. 2535E-10/04 9.7 Rev. 2535D-04/04 9.8 Rev. 2535C-02/04 9.9 Rev. 2535B-01/04 9.10 Rev. 2535A-06/03