Datasheet ADA4807-1, ADA4807-2, ADA4807-4 (Analog Devices) - 10
| Hersteller | Analog Devices |
| Beschreibung | 3.1 nV/√Hz, 1 mA, 180 MHz, Rail-to-Rail Input/Output Amplifier |
| Seiten / Seite | 33 / 10 — ADA4807-1/ADA4807-2/ADA4807-4. Data Sheet. PIN CONFIGURATIONS AND … |
| Revision | B |
| Dateiformat / Größe | PDF / 759 Kb |
| Dokumentensprache | Englisch |
ADA4807-1/ADA4807-2/ADA4807-4. Data Sheet. PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS. VOUT 1. 6 +VS. –VS 2. 5 DISABLE. +IN 3. 4 –IN
Modelllinie für dieses Datenblatt
Textversion des Dokuments
ADA4807-1/ADA4807-2/ADA4807-4 Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS VOUT 1 6 +VS –VS 2 5 DISABLE
4 00
+IN 3 4 –IN
1- 1 6 12 Figure 6. ADA4807-1 Pin Configuration
Table 7. ADA4807-1 Pi n Function Descriptions Pin No. Mnemonic Description
1 VOUT Output 2 −VS Negative Supply 3 +IN Noninverting Input 4 −IN Inverting Input 5 DISABLE Active Low Power-Down 6 +VS Positive Supply Rev. B | Page 10 of 33 Document Outline FEATURES APPLICATIONS PIN CONNECTION DIAGRAMS GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ±5 V SUPPLY 5 V SUPPLY 3 V SUPPLY ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS FREQUENCY RESPONSE FREQUENCY AND SUPPLY CURRENT DC AND INPUT COMMON-MODE PERFORMANCE SLEW, TRANSIENT, SETTLING TIME, AND CROSSTALK DISTORTION AND NOISE OUTPUT CHARACTERISTICS OVERDRIVE RECOVERY AND TURN ON/TURN OFF TIMES THEORY OF OPERATION DISABLE CIRCUITRY INPUT PROTECTION NOISE CONSIDERATIONS APPLICATIONS INFORMATION CAPACITIVE LOAD DRIVE LOW NOISE FET OPERATIONAL AMPLIFIER POWER MODE ADC DRIVER ADC DRIVING ADC DRIVING WITH DYNAMIC POWER SCALING LAYOUT, GROUNDING, AND BYPASSING OUTLINE DIMENSIONS ORDERING GUIDE
4 00
+IN 3 4 –IN
1- 1 6 12 Figure 6. ADA4807-1 Pin Configuration
Table 7. ADA4807-1 Pi n Function Descriptions Pin No. Mnemonic Description
1 VOUT Output 2 −VS Negative Supply 3 +IN Noninverting Input 4 −IN Inverting Input 5 DISABLE Active Low Power-Down 6 +VS Positive Supply Rev. B | Page 10 of 33 Document Outline FEATURES APPLICATIONS PIN CONNECTION DIAGRAMS GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ±5 V SUPPLY 5 V SUPPLY 3 V SUPPLY ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS FREQUENCY RESPONSE FREQUENCY AND SUPPLY CURRENT DC AND INPUT COMMON-MODE PERFORMANCE SLEW, TRANSIENT, SETTLING TIME, AND CROSSTALK DISTORTION AND NOISE OUTPUT CHARACTERISTICS OVERDRIVE RECOVERY AND TURN ON/TURN OFF TIMES THEORY OF OPERATION DISABLE CIRCUITRY INPUT PROTECTION NOISE CONSIDERATIONS APPLICATIONS INFORMATION CAPACITIVE LOAD DRIVE LOW NOISE FET OPERATIONAL AMPLIFIER POWER MODE ADC DRIVER ADC DRIVING ADC DRIVING WITH DYNAMIC POWER SCALING LAYOUT, GROUNDING, AND BYPASSING OUTLINE DIMENSIONS ORDERING GUIDE