Datasheet 74HCT138D,652 - NXP — Datenblatt

Part Number: 74HCT138D,652

Detaillierte Beschreibung

Manufacturer: NXP

Docket:
74HC138; 74HCT138
3-to-8 line decoder/demultiplexer; inverting
Rev.

03 -- 23 December 2005 Product data sheet
1. General description
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7). The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138 to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one inverter. The 74HC138; 74HCT138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Not used enable inputs must be permanently tied t

Specifications:

Logic Case Style: SOIC
MSL: MSL 1 - Unlimited
Number of Outputs: 8
Number of Pins: 16
Operating Temperature Range: -40°C to +125°C
Supply Voltage Range: 4.5 V to 5.5 V

RoHS: Yes

Andere Namen:

74HCT138D652, 74HCT138D 652