Datasheet Microchip SY58627LMG-TR — Datenblatt

SY58627L
DC-to-6.4Gbps Backplane Receive Buffer with
Four Stage Programmable Equalization
and DC-Offset Control General Description
The SY58627L high-speed, low jitter receive buffer is
optimized for backplane and transmission line data-path
management applications. The SY58627L is capable of
receiving serial data up to 6.4Gbps across up to 36
inches of FR4.
The SY58627L differential input includes Micrel’s
unique, 3-pin input termination architecture that directly
interfaces to any differential signal as small as 100mVpk
(AC-or DC-coupled) without any termination resistor
networks in the signal path. The outputs are 50Ω
source-terminated CML optimized to drive 400mVpk into
50Ω (100Ω load across the output pair). The I/O
termination is connected to a dedicated VTT pin for
added bias flexibility.
The SY58627L receiver input provides four levels of
equalization to compensate for degraded signals
resulting from transmission losses. The equalization is
programmed with a three-bit interface.
The SY58627L operates at 3.3V В±10% supply and is …