Datasheet Microchip PL102-10SC-R — Datenblatt

PL102-10
Low Skew Output Buffer
FEATURES PIN CONFIGURATION п‚ Frequency Range:
-15 to 170MHz @ 3.3V
-15 to 145MHz @ 2.5V
п‚ Internal Phase Locked Loop Allows Spread
Spectrum Modulation on Reference Clock to
Pass to Outputs.
п‚ Zero Input to Output Delay
п‚ Less Than 700ps Device to Device Skew
п‚ Less Than 200ps Skew Between Outputs
п‚ Less Than 100ps Cycle to Cycle Jitter
п‚ 2.5V or 3.3V Power Supply
п‚ Available in 8-Pin SOP or 6-pin SOT GREEN/ RoHS
Compliant Packages REFIN 1 8 CLKOUT GND 2 7 DNC CLK1 3 6 DNC CLK2 4 5 VDD SOP-8L
CLK1 1 6 CLK2 GND 2 5 VDD REFIN 3 4 CLKOUT SOT23-6L
DESCRIPTION
The PL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed
clocks and is available in 8-pin SOP or 6-pin SOT23 package. It has two outputs that are synchronized with the
input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between
the input and output is less than п‚±350 ps, the device acts as a zero delay buffer. BLOCK DIAGRAM REFIN PLL CLKOUT
CLK1
CLK2 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944 -0800 fax +1(408) 474-1000 www.micrel.com Rev 2/5/09 Page 1 PL102-10 …