Datasheet Linear Technology LTC2208 — Datenblatt

HerstellerLinear Technology
SerieLTC2208

16-Bit-ADC mit 130 Msps

Datenblätter

Datasheet LTC2208
PDF, 987 Kb, Sprache: en, Datei hochgeladen: Aug 19, 2017, Seiten: 32
16-Bit, 130Msps ADC
Auszug aus dem Dokument

Preise

Verpackung

LTC2208CUP#PBFLTC2208CUP#TRPBFLTC2208IUP#PBFLTC2208IUP#TRPBF
N1234
Package9x9 QFN-64
Paketumrisszeichnung
9x9 QFN-64
Paketumrisszeichnung
9x9 QFN-64
Paketumrisszeichnung
9x9 QFN-64
Paketumrisszeichnung
Package CodeUPUPUPUP
Package Index05-08-170505-08-170505-08-170505-08-1705
Pin Count64646464

Parameter

Parameters / ModelsLTC2208CUP#PBFLTC2208CUP#TRPBFLTC2208IUP#PBFLTC2208IUP#TRPBF
ADC INL, LSB0.70.70.70.7
ADCs1111
ArchitecturePipelinePipelinePipelinePipeline
Bipolar/Unipolar InputBipolarBipolarBipolarBipolar
Bits, bits16161616
Number of Channels1111
DNL, LSB0.30.30.30.3
Demo BoardsDC854C-P,DC854D-A,DC854D-B,DC996A-P,DC996B-A,DC996B-BDC854C-P,DC854D-A,DC854D-B,DC996A-P,DC996B-A,DC996B-BDC854C-P,DC854D-A,DC854D-B,DC996A-P,DC996B-A,DC996B-BDC854C-P,DC854D-A,DC854D-B,DC996A-P,DC996B-A,DC996B-B
Export Controlyesyesyesyes
FeaturesInternal Dither, PGA, Data Output Randomizer, Clock Duty Cycle StabilizerInternal Dither, PGA, Data Output Randomizer, Clock Duty Cycle StabilizerInternal Dither, PGA, Data Output Randomizer, Clock Duty Cycle StabilizerInternal Dither, PGA, Data Output Randomizer, Clock Duty Cycle Stabilizer
I/OParallel CMOS, Parallel LVDSParallel CMOS, Parallel LVDSParallel CMOS, Parallel LVDSParallel CMOS, Parallel LVDS
Input DriveDifferentialDifferentialDifferentialDifferential
Input Span2.25Vpp or 1.5Vpp2.25Vpp or 1.5Vpp2.25Vpp or 1.5Vpp2.25Vpp or 1.5Vpp
Internal Referenceyesyesyesyes
Latency7777
Operating Temperature Range, °C0 to 700 to 70-40 to 85-40 to 85
Power, mW1250125012501250
SFDR, dB100100100100
SINAD, dB77.777.777.777.7
SNR, dB77.777.777.777.7
Simultaneousnononono
Speed, ksps130000130000130000130000
Supply Voltage Range3.3V3.3V3.3V3.3V

Öko-Plan

LTC2208CUP#PBFLTC2208CUP#TRPBFLTC2208IUP#PBFLTC2208IUP#TRPBF
RoHSCompliantCompliantCompliantCompliant

Konstruktionshinweise

  • High Sensitivity Receiver Applications Benefit from Unique Features in 16-Bit 130Msps ADC &mdash Design Solutions 44
    PDF, 330 Kb, Datei veröffentlicht: Oct 10, 2005
    Auszug aus dem Dokument

Modellreihe

Herstellerklassifikation

  • Data Conversion > Analog-to-Digital Converters (ADC) > High Speed ADCs (Fs >=10Msps)
Verwandte Veröffentlichungen