Datasheet Texas Instruments TMS320DM6441 — Datenblatt
Hersteller | Texas Instruments |
Serie | TMS320DM6441 |
DaVinci Digital Media System-on-Chip
Datenblätter
TMS320DM6441 Digital Media System-on-Chip datasheet
PDF, 1.3 Mb, Revision: E, Datei veröffentlicht: Aug 30, 2010
Auszug aus dem Dokument
Preise
Status
SN3490586 | TMS320DM6441AZWT | TMS320DM6441BZWT | TMS320DM6441ZWT | TMX320DM6441DZWT | TNETV1647GSTZWT | |
---|---|---|---|---|---|---|
Lifecycle Status | NRND (Not recommended for new designs) | NRND (Not recommended for new designs) | NRND (Not recommended for new designs) | Obsolete (Manufacturer has discontinued the production of the device) | Obsolete (Manufacturer has discontinued the production of the device) | NRND (Not recommended for new designs) |
Manufacture's Sample Availability | No | No | No | No | No | No |
Verpackung
SN3490586 | TMS320DM6441AZWT | TMS320DM6441BZWT | TMS320DM6441ZWT | TMX320DM6441DZWT | TNETV1647GSTZWT | |
---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 |
Pin | 361 | 361 | 361 | 361 | 361 | 361 |
Package Type | ZWT | ZWT | ZWT | ZWT | ZWT | ZWT |
Industry STD Term | NFBGA | NFBGA | NFBGA | NFBGA | NFBGA | NFBGA |
JEDEC Code | S-PBGA-N | S-PBGA-N | S-PBGA-N | S-PBGA-N | S-PBGA-N | S-PBGA-N |
Package QTY | 90 | 90 | 90 | 90 | ||
Carrier | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | ||
Device Marking | DAVINCI | TMS320 | DAVINCI | DAVINCI | DM6441AZWT | |
Width (mm) | 16 | 16 | 16 | 16 | 16 | 16 |
Length (mm) | 16 | 16 | 16 | 16 | 16 | 16 |
Thickness (mm) | .9 | .9 | .9 | .9 | .9 | .9 |
Pitch (mm) | .8 | .8 | .8 | .8 | .8 | .8 |
Max Height (mm) | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 |
Mechanical Data | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen |
Öko-Plan
SN3490586 | TMS320DM6441AZWT | TMS320DM6441BZWT | TMS320DM6441ZWT | TMX320DM6441DZWT | TNETV1647GSTZWT | |
---|---|---|---|---|---|---|
RoHS | Compliant | Compliant | Compliant | Not Compliant | Not Compliant | Compliant |
Pb Free | Yes | No | Yes | Yes | Yes |
Anwendungshinweise
- De-Interlacing and YUV 4:2:2 to 4:2:0 Conversion on DM6446 Using the Resizer (Rev. B)PDF, 186 Kb, Revision: B, Datei veröffentlicht: Dec 17, 2008
Video signals captured directly from charge-coupled device (CCD) cameras naturally have interlaced effects and are in a 4:2:2 interleaved format. They typically need to be converted to a 4:2:0 planar format before being encoded because most video compression standards accept input only in 4:2:0 format. It is better to reduce or remove the interlaced artifacts in the original video signal when fe - Creating a TMS320DM6446 Audio Encode Example Using XDC Tools (Rev. A)PDF, 130 Kb, Revision: A, Datei veröffentlicht: Feb 26, 2008
This application report describes how to create an eXpressDSPв„ў Algorithm for Digital Media (XDM) compatible audio encode example on the TMS320DM6446 processor using the eXpressDSP Components (XDC) tool. XDM is an extension of TI eXpress DSP Algorithm Interface Standard (xDAIS).The example consists of:The LinuxВ® application code running on the ARM side of DM6446The d - TMS320DM6441 Power Consumption Summary Application ReportPDF, 101 Kb, Datei veröffentlicht: Apr 8, 2008
This document discusses the power consumption of the Texas Instruments TMS320DM6441 digital media System-on-Chip (DMSoC). Power consumption on the DM6441 device is highly application-dependent, so a spreadsheet is provided to model power consumption for a user’s application. To get good results from the spreadsheet, realistic usage parameters must be entered. The low-core voltage and other power d - Implementing the DDR2 PCB Layout on the TMS320DM644x DMSoC (Rev. G)PDF, 154 Kb, Revision: G, Datei veröffentlicht: Jun 16, 2008
This application report contains implementation instructions for the DDR2 interface contained on the TMS320DM644x digital signal processor (DSP) device. The approach to specifying interface timing for the DDR2 interface is quite different than on previous devices.The previous approach specified device timing in terms of data sheet specifications and simulation models. The system designer was - Fast Development with DaVinci On Screen Display (OSD)PDF, 414 Kb, Datei veröffentlicht: Jul 6, 2006
While On Screen Display (OSD) functionality became prevalent as a cheaper alternative to using buttons/knobs to control television settings, in today's society, it seems like everyday a new gadget comes out which uses OSDs.Imagine a video phone or set-top application for a minute; both of these applications require video overlaid with some graphics OSD, and may require some blending between v - EncodeDecode Demo for the DaVinci DVEVM/DVSDK 1.2 (Rev. A)PDF, 282 Kb, Revision: A, Datei veröffentlicht: Jun 27, 2007
- Booting DaVinci EVM from NAND Flash (Rev. A)PDF, 3.4 Mb, Revision: A, Datei veröffentlicht: Dec 15, 2008
Currently, the DaVinciв„ў evaluation module (DVEVM) supports three boot modes: the DVEVM can boot from NOR (default), NAND, or universal asynchronous receiver/transmitter (UART). NOR Flash offers the advantages of one-byte random access and execute-in-place technology. NAND Flash is not as easy to work with since it requires Flash Translation Layer (FTL) software to make it accessible; however - TMS320DM6446/3 Power Consumption Summary (Rev. B)PDF, 66 Kb, Revision: B, Datei veröffentlicht: Aug 16, 2010
This document discusses the power consumption of the Texas Instruments TMS320DM6446 and TMS320DM6443 digital media System-on-Chip (DMSoC). Power consumption on the DM6446/3 devices is highly application-dependent, so spreadsheets are provided to model power consumption for a user's application. To get good results from the spreadsheet, realistic usage parameters must be entered. The low-core volta - Booting and Flashing via the DaVinci TMS320DM644x Serial Interface (Rev. A)PDF, 159 Kb, Revision: A, Datei veröffentlicht: Sep 10, 2009
This application report describes two related pieces of software that are used together to boot the ARM core of the DM644x via the universal asynchronous receiver/transmitter (UART0) serial interface. Additionally, this software allows you to write the needed files to a NAND or NOR flash device, connected to the DM644x AEMIF, such that the ARM core can boot from these external memories. The softwa - EDMA v3.0 (EDMA3) Migration Guide for TMS320DM644x DMSoCPDF, 243 Kb, Datei veröffentlicht: Dec 3, 2005
This Document describes migrating from the Texas Instruments TMS320C64x digital signal processor (DSP) enhanced direct memory access (EDMA2) to the TMS320DM644x Digital Media System-on-Chip (DMSoC) EDMA3. This document summarizes the key differences between the EDMA3 and the EDMA2 and provides guidance for migrating from EDMA2 to EDMA3. - Decode Demo for the DaVinci DVEVM/DVSDK 1.2 (Rev. A)PDF, 335 Kb, Revision: A, Datei veröffentlicht: Jun 27, 2007
- Basic Application Loading over the Serial Interface for the DaVinci TMS320DM644xPDF, 219 Kb, Datei veröffentlicht: Dec 21, 2006
This application report describes two related pieces of software that are used together to download an application over the DM644x UART0 serial interface and run it out of the ARM internal memory. The discussion begins with a description of a host application that executes on a user’s PC, and includes a description of how to interface to the ROM boot loader of the DM644x device. The discussion of - Encode Demo for the DaVinci DVEVM/DVSDK 1.2 (Rev. A)PDF, 323 Kb, Revision: A, Datei veröffentlicht: Jun 27, 2007
- TMS320DM644x ROM Migration GuidePDF, 47 Kb, Datei veröffentlicht: Jul 20, 2010
This application report describes ROM bootloader (RBL) differences between silicon revision 2.1 and 2.3 of the TMS320DM644x Digital Media System-on-Chip (DMSoC). - USB Compliance Checklist (Rev. A)PDF, 72 Kb, Revision: A, Datei veröffentlicht: Mar 10, 2010
- DaVinci Technology Background and Specifications (Rev. A)PDF, 108 Kb, Revision: A, Datei veröffentlicht: Jan 4, 2007
- LSP 2.10 DaVinci Linux Drivers (Rev. A)PDF, 1.2 Mb, Revision: A, Datei veröffentlicht: Jul 8, 2009
- Understanding the Davinci Resizer (Rev. B)PDF, 469 Kb, Revision: B, Datei veröffentlicht: Jul 17, 2008
The image-scaling operation is one of the most commonly used video and imaging processing functions. The resizer hardware module in the DaVinciв„ў video processing subsystem (VPSS) provides the scaling capability in hardware, therefore off-loading the system for other processing tasks. To achieve good video quality while maintaining good overall system performance, a better understanding of th - 5 VIN solution using DCDC Controllers, a LDO, and a Digitally Prog. SequencerPDF, 179 Kb, Datei veröffentlicht: Nov 24, 2008
- Understanding the Davinci Preview Engine (Rev. A)PDF, 209 Kb, Revision: A, Datei veröffentlicht: Jul 23, 2008
The Preview Engine block in the DaVinci video processing sub-system (VPSS) provides some critical functions for image and video processing. These functions, if implemented in software, require a significant number of computations in terms of million instructions per second (MIPs). By offloading these functions, the valuable MIPs can be used for more differentiating tasks, such as video compression - Building a Small Embedded Linux Kernel Example (Rev. A)PDF, 1.3 Mb, Revision: A, Datei veröffentlicht: May 27, 2008
Building a Small Embedded Linux Kernel Example Application Report - EDMA v2.0 to EDMA v3.0 (EDMA3) Migration Guide (Rev. A)PDF, 292 Kb, Revision: A, Datei veröffentlicht: Aug 21, 2008
This application report summarizes the key differences between the enhanced direct memory access (EDMA3) used on C64x+в„ў DSP devices and the EDMA2 used on TMS320C64xв„ў DSP devices, and provides guidance for migrating from EDMA2 to EDMA3. - Understanding TI's PCB Routing Rule-Based DDR Timing Specification (Rev. A)PDF, 93 Kb, Revision: A, Datei veröffentlicht: Jul 17, 2008
This application report motivates the way the DDR high-speed timing requirements are now going to be communicated to system designers. The traditional method of using data sheet parameters and simulation models is tedious. The system designer uses this information to evaluate whether timing specifications are met and can be expected to operate reliably.Ultimately, the real question the hardwa - TMS320C64x to TMS320C64x+ CPU Migration Guide (Rev. A)PDF, 310 Kb, Revision: A, Datei veröffentlicht: Oct 20, 2005
This document describes migration from the Texas Instruments TMS320C64xв„ў digital signal processor (DSP) to the TMS320C64x+в„ў DSP. The objective of this document is to indicate differences between the two cores and to briefly describe new features. Functionality in the devices that is identical is not included. For detailed information about either device, see the TMS320C64x/C64x+ DSP - High-Speed Interface Layout Guidelines (Rev. G)PDF, 814 Kb, Revision: G, Datei veröffentlicht: Jul 27, 2017
As modern bus interface frequencies scale higher, care must be taken in the printed circuit board (PCB) layout phase of a design to ensure a robust solution. - Common Object File Format (COFF)PDF, 125 Kb, Datei veröffentlicht: Apr 15, 2009
- Introduction to TMS320C6000 DSP OptimizationPDF, 535 Kb, Datei veröffentlicht: Oct 6, 2011
The TMS320C6000™ Digital Signal Processors (DSPs) have many architectural advantages that make them ideal for computation-intensive real-time applications. However to fully leverage the architectural features that C6000™ processors offer code optimization may be required. First this document reviews five key concepts in understanding the C6000 DSP architecture and optimization. Then
Modellreihe
Serie: TMS320DM6441 (6)
Herstellerklassifikation
- Semiconductors> Processors> Digital Signal Processors> Media Processors > DaVinci Video Processors