Datasheet Texas Instruments TLV5616 — Datenblatt

Hersteller	Texas Instruments
Serie	TLV5616

Einkanaliger 12-Bit-Spannungsausgang-DAC mit geringem Stromverbrauch und programmierbarer Einschwingzeit gegen Leistung

Datenblätter

Herunterladen

PDF, 1.1 Mb, Revision: D, Datei veröffentlicht: Apr 8, 2004

Auszug aus dem Dokument

Preise

Status

	TLV5616CD	TLV5616CDG4	TLV5616CDGK	TLV5616CDR	TLV5616CDRG4	TLV5616CP	TLV5616CPE4	TLV5616ID	TLV5616IDG4	TLV5616IDGK	TLV5616IDGKG4	TLV5616IDGKR	TLV5616IDR	TLV5616IP
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes	No	Yes	No	No	No	No	No	No	Yes	Yes	Yes	Yes	Yes

Verpackung

	TLV5616CD	TLV5616CDG4	TLV5616CDGK	TLV5616CDR	TLV5616CDRG4	TLV5616CP	TLV5616CPE4	TLV5616ID	TLV5616IDG4	TLV5616IDGK	TLV5616IDGKG4	TLV5616IDGKR	TLV5616IDR	TLV5616IP
N	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Pin	8	8	8	8	8	8	8	8	8	8	8	8	8	8
Package Type	D	D	DGK	D	D	P	P	D	D	DGK	DGK	DGK	D	P
Industry STD Term	SOIC	SOIC	VSSOP	SOIC	SOIC	PDIP	PDIP	SOIC	SOIC	VSSOP	VSSOP	VSSOP	SOIC	PDIP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDIP-T
Package QTY	75	75	80	2500	2500	50	50	75	75	80	80	2500	2500	50
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE	TUBE	TUBE	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE
Device Marking	5616C	5616C	ABF	5616C	5616C	TLV5616CP	TLV5616CP	5616I	5616I	AJE	AJE	AJE	5616I	TLV5616IP
Width (mm)	3.91	3.91	3	3.91	3.91	6.35	6.35	3.91	3.91	3	3	3	3.91	6.35
Length (mm)	4.9	4.9	3	4.9	4.9	9.81	9.81	4.9	4.9	3	3	3	4.9	9.81
Thickness (mm)	1.58	1.58	.97	1.58	1.58	3.9	3.9	1.58	1.58	.97	.97	.97	1.58	3.9
Pitch (mm)	1.27	1.27	.65	1.27	1.27	2.54	2.54	1.27	1.27	.65	.65	.65	1.27	2.54
Max Height (mm)	1.75	1.75	1.07	1.75	1.75	5.08	5.08	1.75	1.75	1.07	1.07	1.07	1.75	5.08
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen

Parameter

Parameters / Models	TLV5616CD	TLV5616CDG4	TLV5616CDGK	TLV5616CDR	TLV5616CDRG4	TLV5616CP	TLV5616CPE4	TLV5616ID	TLV5616IDG4	TLV5616IDGK	TLV5616IDGKG4	TLV5616IDGKR	TLV5616IDR	TLV5616IP
Code to Code Glitch(Typ), nV-sec	10	10	10	10	10	10	10	10	10	10	10	10	10	10
DAC Architecture	String	String	String	String	String	String	String	String	String	String	String	String	String	String
DAC Channels	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gain Error(Max), %FSR	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6	0.6
INL(Max), +/-LSB	4	4	4	4	4	4	4	4	4	4	4	4	4	4
Interface	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI
Offset Error(Max), %	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Operating Temperature Range, C	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70
Output Range Max., mA/V	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1	5.1
Output Type	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage	Buffered Voltage
Package Group	SOIC	SOIC	VSSOP	SOIC	SOIC	PDIP	PDIP	SOIC	SOIC	VSSOP	VSSOP	VSSOP	SOIC	PDIP
Package Size: mm2:W x L, PKG	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8VSSOP: 15 mm2: 4.9 x 3(VSSOP)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	See datasheet (PDIP)	See datasheet (PDIP)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8VSSOP: 15 mm2: 4.9 x 3(VSSOP)	8VSSOP: 15 mm2: 4.9 x 3(VSSOP)	8VSSOP: 15 mm2: 4.9 x 3(VSSOP)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	See datasheet (PDIP)
Power Consumption(Typ), mW	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9	0.9
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Reference: Type	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext
Resolution, Bits	12	12	12	12	12	12	12	12	12	12	12	12	12	12
Sample / Update Rate, MSPS	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102	0.102
Settling Time, µs	3	3	3	3	3	3	3	3	3	3	3	3	3	3
Special Features	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Zero Code Error(Typ), mV	10	10	10	10	10	10	10	10	10	10	10	10	10	10

Öko-Plan

	TLV5616CD	TLV5616CDG4	TLV5616CDGK	TLV5616CDR	TLV5616CDRG4	TLV5616CP	TLV5616CPE4	TLV5616ID	TLV5616IDG4	TLV5616IDGK	TLV5616IDGKG4	TLV5616IDGKR	TLV5616IDR	TLV5616IP
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes	Yes

Anwendungshinweise

Herunterladen
Using SPI synchronous communication w/DACs:Interfacing the MSP430F149 & TLV5616
PDF, 302 Kb, Datei veröffentlicht: Mar 2, 2005
Herunterladen
SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A)
PDF, 135 Kb, Revision: A, Datei veröffentlicht: Nov 20, 2001
The TLC2551 12-bit serial output analog to digital converter can easily interface to the serial peripheral interface port of many popular microcontrollers. This application report focuses on using the SPI port of the MSP430F149 and 68HC912 microcontroller in a complete data acquisition system using the TLC2551 analog to digital converter and the TLV5616 digital to analog converter.
Herunterladen
Solid State Voice Recorder Using Flash MSP430
PDF, 101 Kb, Datei veröffentlicht: Jan 25, 2001
The promise of cost-effective re-programmable MSP430 MCU systems has recently come to fruition with the integration of In-System Programmable (ISP) flash memory. Firmware delivered just in time during manufacturing, updateable code in field-deployed systems, and the elimination of discrete EEPROMs are now design realities. This application report demonstrates the flexibility of in-system programma
Herunterladen
Low-Power Signal Conditioning For A Pressure Sensor (Rev. A)
PDF, 469 Kb, Revision: A, Datei veröffentlicht: May 18, 2015

Modellreihe

Serie: TLV5616 (14)

TLV5616CD TLV5616CDG4 TLV5616CDGK TLV5616CDR TLV5616CDRG4 TLV5616CP TLV5616CPE4 TLV5616ID TLV5616IDG4 TLV5616IDGK TLV5616IDGKG4 TLV5616IDGKR TLV5616IDR TLV5616IP

Herstellerklassifikation

Semiconductors> Data Converters> Digital-to-Analog Converters (DACs)> Precision DACs (=<10MSPS)