Datasheet Texas Instruments TLV2548 — Datenblatt

HerstellerTexas Instruments
SerieTLV2548
Datasheet Texas Instruments TLV2548

12-Bit 200 kSPS ADC Ser. Out, Auto Pwrdn (S / W und H / W), Low Power W / 8 x FIFO W / 8 Ch.

Datenblätter

2.7-V to 5.5-V 12-Bit 200 KSPS 4-/8-Channel Low-Power Serial Converters datasheet
PDF, 1.7 Mb, Revision: E, Datei veröffentlicht: Jun 3, 2003
Auszug aus dem Dokument

Preise

Status

TLV2548CDWTLV2548CDWG4TLV2548CDWRTLV2548CDWRG4TLV2548CPWTLV2548CPWG4TLV2548CPWRTLV2548CPWRG4TLV2548IDWTLV2548IDWG4TLV2548IDWRTLV2548IPWTLV2548IPWG4TLV2548IPWRTLV2548IPWRG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNoNoNoNoNoNoNoNoYesYesNoNoNoYes

Verpackung

TLV2548CDWTLV2548CDWG4TLV2548CDWRTLV2548CDWRG4TLV2548CPWTLV2548CPWG4TLV2548CPWRTLV2548CPWRG4TLV2548IDWTLV2548IDWG4TLV2548IDWRTLV2548IPWTLV2548IPWG4TLV2548IPWRTLV2548IPWRG4
N123456789101112131415
Pin202020202020202020202020202020
Package TypeDWDWDWDWPWPWPWPWDWDWDWPWPWPWPW
Industry STD TermSOICSOICSOICSOICTSSOPTSSOPTSSOPTSSOPSOICSOICSOICTSSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY25252000200070702000200025252000707020002000
CarrierTUBETUBELARGE T&RLARGE T&RTUBETUBELARGE T&RLARGE T&RTUBETUBELARGE T&RTUBETUBELARGE T&RLARGE T&R
Device Marking2548C2548C2548C2548CTV2548TV2548TV2548TV25482548I2548I2548ITY2548TY2548TY2548TY2548
Width (mm)7.57.57.57.54.44.44.44.47.57.57.54.44.44.44.4
Length (mm)12.812.812.812.86.56.56.56.512.812.812.86.56.56.56.5
Thickness (mm)2.352.352.352.3511112.352.352.351111
Pitch (mm)1.271.271.271.27.65.65.65.651.271.271.27.65.65.65.65
Max Height (mm)2.652.652.652.651.21.21.21.22.652.652.651.21.21.21.2
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen

Parameter

Parameters / ModelsTLV2548CDW
TLV2548CDW
TLV2548CDWG4
TLV2548CDWG4
TLV2548CDWR
TLV2548CDWR
TLV2548CDWRG4
TLV2548CDWRG4
TLV2548CPW
TLV2548CPW
TLV2548CPWG4
TLV2548CPWG4
TLV2548CPWR
TLV2548CPWR
TLV2548CPWRG4
TLV2548CPWRG4
TLV2548IDW
TLV2548IDW
TLV2548IDWG4
TLV2548IDWG4
TLV2548IDWR
TLV2548IDWR
TLV2548IPW
TLV2548IPW
TLV2548IPWG4
TLV2548IPWG4
TLV2548IPWR
TLV2548IPWR
TLV2548IPWRG4
TLV2548IPWRG4
# Input Channels888888888888888
Analog Voltage AVDD(Max), V5.55.55.55.55.55.55.55.55.55.55.55.55.55.55.5
Analog Voltage AVDD(Min), V2.72.72.72.72.72.72.72.72.72.72.72.72.72.72.7
ArchitectureSARSARSARSARSARSARSARSARSARSARSARSARSARSARSAR
Digital Supply(Max), V5.55.55.55.55.55.55.55.55.55.55.55.55.55.55.5
Digital Supply(Min), V2.72.72.72.72.72.72.72.72.72.72.72.72.72.72.7
INL(Max), +/-LSB111111111111111
Input Range(Max), V5.55.55.55.55.55.55.55.55.55.55.55.55.55.55.5
Input TypeSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-Ended
Integrated FeaturesOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillatorOscillator
InterfaceSPISPISPISPISPISPISPISPISPISPISPISPISPISPISPI
Multi-Channel ConfigurationMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexed
Operating Temperature Range, C-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70
Package GroupSOICSOICSOICSOICTSSOPTSSOPTSSOPTSSOPSOICSOICSOICTSSOPTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Power Consumption(Typ), mW3.33.33.33.33.33.33.33.33.33.33.33.33.33.33.3
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Reference ModeExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,IntExt,Int
Resolution, Bits121212121212121212121212121212
SINAD, dB707070707070707070707070707070
SNR, dB707070707070707070707070707070
Sample Rate (max), SPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS200kSPS
Sample Rate(Max), MSPS0.20.20.20.20.20.20.20.20.20.20.20.20.20.20.2
THD(Typ), dB-82-82-82-82-82-82-82-82-82-82-82-82-82-82-82

Öko-Plan

TLV2548CDWTLV2548CDWG4TLV2548CDWRTLV2548CDWRG4TLV2548CPWTLV2548CPWG4TLV2548CPWRTLV2548CPWRG4TLV2548IDWTLV2548IDWG4TLV2548IDWRTLV2548IPWTLV2548IPWG4TLV2548IPWRTLV2548IPWRG4
RoHSCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliant

Anwendungshinweise

  • Using the TMS320C5402 DMA Channels to Read From the TLV2548
    PDF, 142 Kb, Datei veröffentlicht: May 16, 2000
    This application report presents a hardware and software solution for using the DMA channels of the 16-bit, fixed-point TMS320C5402 DSP to collect digital samples form the TLV2548 12-bit, 200-KSPS, 4/8-channel, low-power serial analog-to-digital converter.
  • Interfacing the TLV2544/TLV2548 ADC to the TMS320C5402 DSP (Rev. A)
    PDF, 154 Kb, Revision: A, Datei veröffentlicht: Oct 26, 2000
    This application report presents a hardware and software solution for interfacing the TLV2544/TLV2548 12-bit, 200-ksps, 4-/8-channel, low-power, serial analog-to-digital converters to the 16-bit, fixed-point TMS320C5402 DSK.
  • Interfacing the TLV2544/TLV2548 ADC to the TMS320C31 DSP
    PDF, 579 Kb, Datei veröffentlicht: Oct 6, 2000
    This application report presents a hardware and software solution for interfacing the TLV2544/TLV2548 12-bit, 200Ksps, 4/8-channel, low-power, serial, successive approximation register (SAR) analog-to-digital converters (ADC) to the 32-bit floating point TMS320CX digital signal processor (DSP) through the use of the TMS320C31 DSP starter kit (DSK).A digital-to-analog converter (DAC) interface
  • Evaluating the TLV2462 and TLV2772 as Drive Amps for the TLV2544/TLV2548 ADC
    PDF, 63 Kb, Datei veröffentlicht: Jun 26, 2000
    This report presents a method for comparing the ac performance of the TLV2462 and TLV2772 operational amplifiers to the ac performance of the TLV2544/TLV2548 analog-to-digital converter.
  • Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)
    PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
    This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different
  • Determining Minimum Acquisition Times for SAR ADCs, part 2
    PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
    The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

Modellreihe

Herstellerklassifikation

  • Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)