Datasheet Texas Instruments THS4121 — Datenblatt

HerstellerTexas Instruments
SerieTHS4121
Datasheet Texas Instruments THS4121

3,3 V, 100 MHz, 43 V / us, volldifferenzieller CMOS-Verstärker

Datenblätter

THS4120, THS4121: High-Speed Fully Differential-I/O Amplifier datasheet
PDF, 1.1 Mb, Revision: D, Datei veröffentlicht: Oct 13, 2004
Auszug aus dem Dokument

Preise

Status

THS4121CDTHS4121CDGKTHS4121CDGKRTHS4121CDGNTHS4121IDTHS4121IDG4THS4121IDGKTHS4121IDGKRTHS4121IDGKRG4THS4121IDGNTHS4121IDGNG4THS4121IDGNR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesNoNoYesNoYesNoNoNoYesYes

Verpackung

THS4121CDTHS4121CDGKTHS4121CDGKRTHS4121CDGNTHS4121IDTHS4121IDG4THS4121IDGKTHS4121IDGKRTHS4121IDGKRG4THS4121IDGNTHS4121IDGNG4THS4121IDGNR
N123456789101112
Pin888888888888
Package TypeDDGKDGKDGNDDDGKDGKDGKDGNDGNDGN
Industry STD TermSOICVSSOPVSSOPHVSSOPSOICSOICVSSOPVSSOPVSSOPHVSSOPHVSSOPHVSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GS-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GS-PDSO-GS-PDSO-GS-PDSO-G
Package QTY75802500807575802500250080802500
CarrierTUBETUBELARGE T&RTUBETUBETUBETUBELARGE T&RLARGE T&RTUBETUBELARGE T&R
Device Marking4121CATOATOASB4121I4121IASNASNASNASCASCASC
Width (mm)3.913333.913.91333333
Length (mm)4.93334.94.9333333
Thickness (mm)1.58.97.971.021.581.58.97.97.971.021.021.02
Pitch (mm)1.27.65.65.651.271.27.65.65.65.65.65.65
Max Height (mm)1.751.071.071.11.751.751.071.071.071.11.11.1
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen

Parameter

Parameters / ModelsTHS4121CD
THS4121CD
THS4121CDGK
THS4121CDGK
THS4121CDGKR
THS4121CDGKR
THS4121CDGN
THS4121CDGN
THS4121ID
THS4121ID
THS4121IDG4
THS4121IDG4
THS4121IDGK
THS4121IDGK
THS4121IDGKR
THS4121IDGKR
THS4121IDGKRG4
THS4121IDGKRG4
THS4121IDGN
THS4121IDGN
THS4121IDGNG4
THS4121IDGNG4
THS4121IDGNR
THS4121IDGNR
2nd Harmonic, dBc797979797979797979797979
3rd Harmonic, dBc939393939393939393939393
@ MHz111111111111
Acl, min spec gain, V/V111111111111
Additional FeaturesN/AN/AN/AN/AN/AN/AN/AN/AN/AN/AN/AN/A
ArchitectureCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FBCMOS,Fully Differential,Voltage FB
BW @ Acl, MHz100100100100100100100100100100100100
CMRR(Min), dB646464646464646464646464
CMRR(Typ), dB969696969696969696969696
GBW(Typ), MHz100100100100100100100100100100100100
Input Bias Current(Max), pA1.21.21.21.21.21.21.21.21.21.21.21.2
Iq per channel(Max), mA13.513.513.513.513.513.513.513.513.513.513.513.5
Iq per channel(Typ), mA111111111111111111111111
Number of Channels111111111111
Offset Drift(Typ), uV/C252525252525252525252525
Operating Temperature Range, C-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70
Output Current(Typ), mA252525252525252525252525
Package GroupSOICVSSOPVSSOPMSOP-PowerPADSOICSOICVSSOPVSSOPVSSOPMSOP-PowerPADMSOP-PowerPADMSOP-PowerPAD
Package Size: mm2:W x L, PKG8SOIC: 29 mm2: 6 x 4.9(SOIC)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8SOIC: 29 mm2: 6 x 4.9(SOIC)8SOIC: 29 mm2: 6 x 4.9(SOIC)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)
Rail-to-RailIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,OutIn to V+,Out
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Slew Rate(Typ), V/us555555555555555555555555
Total Supply Voltage(Max), +5V=5, +/-5V=103.53.53.53.53.53.53.53.53.53.53.53.5
Total Supply Voltage(Min), +5V=5, +/-5V=10333333333333
Vn at 1kHz(Typ), nV/rtHz161616161616161616161616
Vn at Flatband(Typ), nV/rtHz5.45.45.45.45.45.45.45.45.45.45.45.4
Vos (Offset Voltage @ 25C)(Max), mV888888888888

Öko-Plan

THS4121CDTHS4121CDGKTHS4121CDGKRTHS4121CDGNTHS4121IDTHS4121IDG4THS4121IDGKTHS4121IDGKRTHS4121IDGKRG4THS4121IDGNTHS4121IDGNG4THS4121IDGNR
RoHSCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliant

Anwendungshinweise

  • Fully-Differential Amplifiers (Rev. E)
    PDF, 867 Kb, Revision: E, Datei veröffentlicht: Sep 19, 2016
    Differential signaling has been commonly used in audio, data transmission, and telephone systems for many years because of its inherent resistance to external noise sources. Today, differential signaling is becoming popular in high-speed data acquisition, where the ADC’s inputs are differential and a differential amplifier is needed to properly drive them.Two other advantages of di
  • High-Voltage Signal Conditioning for Differential ADCs
    PDF, 125 Kb, Datei veröffentlicht: Jun 14, 2004
    Analog designers are frequently required to convert high-voltage signals to levels acceptable to low-voltage data converters with differential inputs. This paper describes solutions for this common task using modern amplifiers and typical power supplies. Three examples of conditioning В±10V bipolar signals for low-voltage analog-to-digital converters (ADCs) are shown: a single-supply design,
  • Noise Analysis for High Speed Op Amps (Rev. A)
    PDF, 256 Kb, Revision: A, Datei veröffentlicht: Jan 17, 2005
    As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Modellreihe

Herstellerklassifikation

  • Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> High-Speed Op Amps (>=50MHz)