Datasheet Texas Instruments SN74LVTH573-EP — Datenblatt

HerstellerTexas Instruments
SerieSN74LVTH573-EP
Datasheet Texas Instruments SN74LVTH573-EP

Verbessertes Produkt 3.3-V Abt Octal Transparente D-Typ-Verriegelungen mit 3-Zustands-Ausgängen

Datenblätter

SN74LVTH573-EP datasheet
PDF, 652 Kb, Datei veröffentlicht: Nov 7, 2003
Auszug aus dem Dokument

Preise

Status

SN74LVTH573IPWREPV62/04678-01XE
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNo

Verpackung

SN74LVTH573IPWREPV62/04678-01XE
N12
Pin2020
Package TypePWPW
Industry STD TermTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY20002000
CarrierLARGE T&RLARGE T&R
Device MarkingLH573EPLH573EP
Width (mm)4.44.4
Length (mm)6.56.5
Thickness (mm)11
Pitch (mm).65.65
Max Height (mm)1.21.2
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74LVTH573IPWREP
SN74LVTH573IPWREP
V62/04678-01XE
V62/04678-01XE
3-State OutputYesYes
Bits88
F @ Nom Voltage(Max), Mhz160160
ICC @ Nom Voltage(Max), mA55
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA64/-3264/-32
Output TypeTTLTTL
Package GroupTSSOPTSSOP
Package Size: mm2:W x L, PKG20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
RatingHiRel Enhanced ProductHiRel Enhanced Product
Technology FamilyLVTLVT
VCC(Max), V3.63.6
VCC(Min), V2.72.7
tpd @ Nom Voltage(Max), ns3.93.9

Öko-Plan

SN74LVTH573IPWREPV62/04678-01XE
RoHSCompliantCompliant

Anwendungshinweise

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Modellreihe

Serie: SN74LVTH573-EP (2)

Herstellerklassifikation

  • Semiconductors> Space & High Reliability> Logic Products> Flip-Flop/Latch/Registers