Datasheet Texas Instruments SN74LVTH543 — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LVTH543

3.3-V ABT Octal Registered Transceiver mit 3-State-Ausgängen

Datenblätter

PDF, 872 Kb, Revision: F, Datei veröffentlicht: Oct 13, 2003

Auszug aus dem Dokument

	SN74LVTH543DBLE	SN74LVTH543DBR	SN74LVTH543DW	SN74LVTH543DWR	SN74LVTH543PW	SN74LVTH543PWLE	SN74LVTH543PWR	SN74LVTH543PWRE4
Lifecycle Status	Obsolete (Manufacturer has discontinued the production of the device)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No	No	No

	SN74LVTH543DBLE	SN74LVTH543DBR	SN74LVTH543DW	SN74LVTH543DWR	SN74LVTH543PW	SN74LVTH543PWLE	SN74LVTH543PWR	SN74LVTH543PWRE4
N	1	2	3	4	5	6	7	8
Pin	24	24	24	24	24	24	24	24
Package Type	DB	DB	DW	DW	PW	PW	PW	PW
Industry STD Term	SSOP	SSOP	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Width (mm)	5.3	5.3	7.5	7.5	4.4	4.4	4.4	4.4
Length (mm)	8.2	8.2	15.4	15.4	7.8	7.8	7.8	7.8
Thickness (mm)	1.95	1.95	2.35	2.35	1	1	1	1
Pitch (mm)	.65	.65	1.27	1.27	.65	.65	.65	.65
Max Height (mm)	2	2	2.65	2.65	1.2	1.2	1.2	1.2
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen
Package QTY		2000	25	2000	60		2000	2000
Carrier		LARGE T&R	TUBE	LARGE T&R	TUBE		LARGE T&R	LARGE T&R
Device Marking		LXH543	LVTH543	LVTH543	LXH543		LXH543	LXH543

Parameters / Models	SN74LVTH543DBLE	SN74LVTH543DBR	SN74LVTH543DW	SN74LVTH543DWR	SN74LVTH543PW	SN74LVTH543PWLE	SN74LVTH543PWR	SN74LVTH543PWRE4
Approx. Price (US$)	0.59 \| 1ku					0.59 \| 1ku
Bits		8	8	8	8		8	8
Bits(#)	8					8
F @ Nom Voltage(Max), Mhz		160	160	160	160		160	160
F @ Nom Voltage(Max)(Mhz)	160					160
ICC @ Nom Voltage(Max), mA		0.005	0.005	0.005	0.005		0.005	0.005
ICC @ Nom Voltage(Max)(mA)	0.005					0.005
Input Type	TTL/CMOS					TTL/CMOS
Operating Temperature Range, C		-40 to 85	-40 to 85	-40 to 85	-40 to 85		-40 to 85	-40 to 85
Operating Temperature Range(C)	-40 to 85					-40 to 85
Output Drive (IOL/IOH)(Max), mA		-32/64	-32/64	-32/64	-32/64		-32/64	-32/64
Output Drive (IOL/IOH)(Max)(mA)	-32/64					-32/64
Output Type	LVTTL					LVTTL
Package Group	SSOP	SSOP	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG		24SSOP: 64 mm2: 7.8 x 8.2(SSOP)	24SOIC: 160 mm2: 10.3 x 15.5(SOIC)	24SOIC: 160 mm2: 10.3 x 15.5(SOIC)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)		24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)
Package Size: mm2:W x L (PKG)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)					24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No
Technology Family	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT
VCC(Max), V		3.6	3.6	3.6	3.6		3.6	3.6
VCC(Max)(V)	3.6					3.6
VCC(Min), V		2.7	2.7	2.7	2.7		2.7	2.7
VCC(Min)(V)	2.7					2.7
Voltage(Nom), V		3.3	3.3	3.3	3.3		3.3	3.3
Voltage(Nom)(V)	3.3					3.3
tpd @ Nom Voltage(Max), ns		3.7	3.7	3.7	3.7		3.7	3.7
tpd @ Nom Voltage(Max)(ns)	3.7					3.7

	SN74LVTH543DBLE	SN74LVTH543DBR	SN74LVTH543DW	SN74LVTH543DWR	SN74LVTH543PW	SN74LVTH543PWLE	SN74LVTH543PWR	SN74LVTH543PWRE4
RoHS	Not Compliant	Compliant	Compliant	Compliant	Compliant	Not Compliant	Compliant	Compliant
Pb Free	No	No

Herunterladen
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Herunterladen
LVT-to-LVTH Conversion
PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Herunterladen
Bus-Hold Circuit
PDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

Serie: SN74LVTH543 (8)