Datasheet Texas Instruments SN74LVTH125 — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LVTH125

3,3-V-ABT-Vierfachbuspuffer mit 3-Zustands-Ausgängen

Datenblätter

Herunterladen

PDF, 1.1 Mb, Revision: I, Datei veröffentlicht: Oct 13, 2003

Auszug aus dem Dokument

Preise

Status

	SN74LVTH125D	SN74LVTH125DBR	SN74LVTH125DBRE4	SN74LVTH125DE4	SN74LVTH125DG4	SN74LVTH125DGVR	SN74LVTH125DGVRE4	SN74LVTH125DGVRG4	SN74LVTH125DR	SN74LVTH125DRE4	SN74LVTH125DRG4	SN74LVTH125NSR	SN74LVTH125NSRE4	SN74LVTH125PW	SN74LVTH125PWE4	SN74LVTH125PWG4	SN74LVTH125PWR	SN74LVTH125PWRE4	SN74LVTH125PWRG4	SN74LVTH125RGYR	SN74LVTH125RGYRG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	Yes	No	No	Yes	No	Yes	No	No	No	No	No	Yes	No	No	No	No	No	No	Yes

Verpackung

	SN74LVTH125D	SN74LVTH125DBR	SN74LVTH125DBRE4	SN74LVTH125DE4	SN74LVTH125DG4	SN74LVTH125DGVR	SN74LVTH125DGVRE4	SN74LVTH125DGVRG4	SN74LVTH125DR	SN74LVTH125DRE4	SN74LVTH125DRG4	SN74LVTH125NSR	SN74LVTH125NSRE4	SN74LVTH125PW	SN74LVTH125PWE4	SN74LVTH125PWG4	SN74LVTH125PWR	SN74LVTH125PWRE4	SN74LVTH125PWRG4	SN74LVTH125RGYR	SN74LVTH125RGYRG4
N	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
Pin	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14	14
Package Type	D	DB	DB	D	D	DGV	DGV	DGV	D	D	D	NS	NS	PW	PW	PW	PW	PW	PW	RGY	RGY
Industry STD Term	SOIC	SSOP	SSOP	SOIC	SOIC	TVSOP	TVSOP	TVSOP	SOIC	SOIC	SOIC	SOP	SOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	VQFN	VQFN
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	S-PQFP-N	S-PQFP-N
Package QTY	50	2000	2000	50	50	2000	2000	2000	2500	2500	2500	2000	2000	90	90	90	2000	2000	2000	3000	3000
Carrier	TUBE	LARGE T&R	LARGE T&R	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R
Device Marking	LVTH125	LXH125	LXH125	LVTH125	LVTH125	LXH125	LXH125	LXH125	LVTH125	LVTH125	LVTH125	LVTH125	LVTH125	LXH125	LXH125	LXH125	LXH125	LXH125	LXH125	LXH125	LXH125
Width (mm)	3.91	5.3	5.3	3.91	3.91	4.4	4.4	4.4	3.91	3.91	3.91	5.3	5.3	4.4	4.4	4.4	4.4	4.4	4.4	3.5	3.5
Length (mm)	8.65	6.2	6.2	8.65	8.65	3.6	3.6	3.6	8.65	8.65	8.65	10.3	10.3	5	5	5	5	5	5	3.5	3.5
Thickness (mm)	1.58	1.95	1.95	1.58	1.58	1.05	1.05	1.05	1.58	1.58	1.58	1.95	1.95	1	1	1	1	1	1	.9	.9
Pitch (mm)	1.27	.65	.65	1.27	1.27	.4	.4	.4	1.27	1.27	1.27	1.27	1.27	.65	.65	.65	.65	.65	.65	.5	.5
Max Height (mm)	1.75	2	2	1.75	1.75	1.2	1.2	1.2	1.75	1.75	1.75	2	2	1.2	1.2	1.2	1.2	1.2	1.2	1	1
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen

Parameter

Parameters / Models	SN74LVTH125D	SN74LVTH125DBR	SN74LVTH125DBRE4	SN74LVTH125DE4	SN74LVTH125DG4	SN74LVTH125DGVR	SN74LVTH125DGVRE4	SN74LVTH125DGVRG4	SN74LVTH125DR	SN74LVTH125DRE4	SN74LVTH125DRG4	SN74LVTH125NSR	SN74LVTH125NSRE4	SN74LVTH125PW	SN74LVTH125PWE4	SN74LVTH125PWG4	SN74LVTH125PWR	SN74LVTH125PWRE4	SN74LVTH125PWRG4	SN74LVTH125RGYR	SN74LVTH125RGYRG4
Bits	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
F @ Nom Voltage(Max), Mhz	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160	160
ICC @ Nom Voltage(Max), mA	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007	0.007
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Output Drive (IOL/IOH)(Max), mA	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64	-32/64
Package Group	SOIC	SSOP	SSOP	SOIC	SOIC	TVSOP	TVSOP	TVSOP	SOIC	SOIC	SOIC	SO	SO	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	VQFN	VQFN
Package Size: mm2:W x L, PKG	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SSOP: 48 mm2: 7.8 x 6.2(SSOP)	14SSOP: 48 mm2: 7.8 x 6.2(SSOP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14TVSOP: 23 mm2: 6.4 x 3.6(TVSOP)	14TVSOP: 23 mm2: 6.4 x 3.6(TVSOP)	14TVSOP: 23 mm2: 6.4 x 3.6(TVSOP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SO: 80 mm2: 7.8 x 10.2(SO)	14SO: 80 mm2: 7.8 x 10.2(SO)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14VQFN: 12 mm2: 3.5 x 3.5(VQFN)	14VQFN: 12 mm2: 3.5 x 3.5(VQFN)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No
Technology Family	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT
VCC(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
VCC(Min), V	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7
Voltage(Nom), V	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3
tpd @ Nom Voltage(Max), ns	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5

Öko-Plan

	SN74LVTH125D	SN74LVTH125DBR	SN74LVTH125DBRE4	SN74LVTH125DE4	SN74LVTH125DG4	SN74LVTH125DGVR	SN74LVTH125DGVRE4	SN74LVTH125DGVRG4	SN74LVTH125DR	SN74LVTH125DRE4	SN74LVTH125DRG4	SN74LVTH125NSR	SN74LVTH125NSRE4	SN74LVTH125PW	SN74LVTH125PWE4	SN74LVTH125PWG4	SN74LVTH125PWR	SN74LVTH125PWRE4	SN74LVTH125PWRG4	SN74LVTH125RGYR	SN74LVTH125RGYRG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant

Anwendungshinweise

Herunterladen
Simultaneous-Switching Performance of TI Logic Devices (Rev. B)
PDF, 378 Kb, Revision: B, Datei veröffentlicht: Feb 23, 2005
Simultaneous-switching noise can generate and propagate glitches in electronic systems. Therefore, system designers are faced with challenges to minimize simultaneous-switching noise, while increasing switching speed and improving signal quality. This report presents the performance of different TI logic devices under various simultaneous-switching conditions. Factors such as the number of bits sw
Herunterladen
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Herunterladen
LVT-to-LVTH Conversion
PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Herunterladen
Bus-Hold Circuit
PDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

Modellreihe

Serie: SN74LVTH125 (21)

SN74LVTH125D SN74LVTH125DBR SN74LVTH125DBRE4 SN74LVTH125DE4 SN74LVTH125DG4 SN74LVTH125DGVR SN74LVTH125DGVRE4 SN74LVTH125DGVRG4 SN74LVTH125DR SN74LVTH125DRE4 SN74LVTH125DRG4 SN74LVTH125NSR SN74LVTH125NSRE4 SN74LVTH125PW SN74LVTH125PWE4 SN74LVTH125PWG4 SN74LVTH125PWR SN74LVTH125PWRE4 SN74LVTH125PWRG4 SN74LVTH125RGYR SN74LVTH125RGYRG4

Herstellerklassifikation

Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver