Datasheet Texas Instruments SN74LVT573 — Datenblatt
Hersteller | Texas Instruments |
Serie | SN74LVT573 |
3.3-V ABT Octal Transparente D-Latches mit 3-Zustands-Ausgängen
Datenblätter
3.3-V ABT Octal Transparent D-Type Latches datasheet
PDF, 1.1 Mb, Revision: D, Datei veröffentlicht: Jul 1, 1995
Auszug aus dem Dokument
Preise
Status
SN74LVT573DW | SN74LVT573PWR | |
---|---|---|
Lifecycle Status | NRND (Not recommended for new designs) | NRND (Not recommended for new designs) |
Manufacture's Sample Availability | No | No |
Verpackung
SN74LVT573DW | SN74LVT573PWR | |
---|---|---|
N | 1 | 2 |
Pin | 20 | 20 |
Package Type | DW | PW |
Industry STD Term | SOIC | TSSOP |
JEDEC Code | R-PDSO-G | R-PDSO-G |
Package QTY | 25 | 2000 |
Carrier | TUBE | LARGE T&R |
Device Marking | LVT573 | LX573 |
Width (mm) | 7.5 | 4.4 |
Length (mm) | 12.8 | 6.5 |
Thickness (mm) | 2.35 | 1 |
Pitch (mm) | 1.27 | .65 |
Max Height (mm) | 2.65 | 1.2 |
Mechanical Data | Herunterladen | Herunterladen |
Öko-Plan
SN74LVT573DW | SN74LVT573PWR | |
---|---|---|
RoHS | Compliant | Compliant |
Anwendungshinweise
- LVT Family Characteristics (Rev. A)PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Modellreihe
Serie: SN74LVT573 (2)
Herstellerklassifikation
- Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Latch