Datasheet Texas Instruments SN74LVT16543 — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LVT16543

Registrierte 3,3-V-ABT-16-Bit-Transceiver mit 3-Zustands-Ausgängen

Datenblätter

PDF, 825 Kb, Revision: C, Datei veröffentlicht: Jul 1, 1995

Auszug aus dem Dokument

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
Lifecycle Status	NRND (Not recommended for new designs)	NRND (Not recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	NRND (Not recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)
Manufacture's Sample Availability	No	No	No	No	No

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
N	1	2	3	4	5
Pin	56	56	56	56	56
Package Type	DGG	DL	DL	DL	DL
Industry STD Term	TSSOP	SSOP	SSOP	SSOP	SSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	2000	20		1000
Carrier	LARGE T&R	TUBE		LARGE T&R
Device Marking	LVT16543	LVT16543		LVT16543
Width (mm)	6.1	7.49	7.49	7.49	7.49
Length (mm)	14	18.41	18.41	18.41	18.41
Thickness (mm)	1.15	2.59	2.59	2.59	2.59
Pitch (mm)	.5	.635	.635	.635	.635
Max Height (mm)	1.2	2.79	2.79	2.79	2.79
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
RoHS	Compliant	Compliant	Not Compliant	Compliant	Not Compliant
Pb Free	No	No

Herunterladen
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Herunterladen
LVT-to-LVTH Conversion
PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Serie: SN74LVT16543 (5)