Datasheet Texas Instruments SN74LVC00A-EP — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LVC00A-EP

Erweitertes Produkt Vierfaches Positiv-Nand-Gate mit 2 Eingängen

Datenblätter

PDF, 557 Kb, Revision: B, Datei veröffentlicht: Jul 3, 2006

Auszug aus dem Dokument

	SN74LVC00AMPWREP	SN74LVC00AMPWREPG4	SN74LVC00AQDREP	SN74LVC00AQPWREP	V62/04652-01XE	V62/04652-01YE	V62/04652-02YE
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No	No

	SN74LVC00AMPWREP	SN74LVC00AMPWREPG4	SN74LVC00AQDREP	SN74LVC00AQPWREP	V62/04652-01XE	V62/04652-01YE	V62/04652-02YE
N	1	2	3	4	5	6	7
Pin	14	14	14	14	14	14	14
Package Type	PW	PW	D	PW	D	PW	PW
Industry STD Term	TSSOP	TSSOP	SOIC	TSSOP	SOIC	TSSOP	TSSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	2000	2000	2500	2000	2500	2000	2000
Carrier	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R	LARGE T&R
Device Marking	LVC00AM	LVC00AM	LVC00AE	LVC00AE	LVC00AE	LVC00AE	LVC00AM
Width (mm)	4.4	4.4	3.91	4.4	3.91	4.4	4.4
Length (mm)	5	5	8.65	5	8.65	5	5
Thickness (mm)	1	1	1.58	1	1.58	1	1
Pitch (mm)	.65	.65	1.27	.65	1.27	.65	.65
Max Height (mm)	1.2	1.2	1.75	1.2	1.75	1.2	1.2
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen

Parameters / Models	SN74LVC00AMPWREP	SN74LVC00AMPWREPG4	SN74LVC00AQDREP	SN74LVC00AQPWREP	V62/04652-01XE	V62/04652-01YE	V62/04652-02YE
F @ Nom Voltage(Max), Mhz	150	150	150	150	150	150	150
ICC @ Nom Voltage(Max), mA	0.01	0.01	0.01	0.01	0.01	0.01	0.01
Input Type	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Operating Temperature Range, C	-40 to 125,-55 to 125	-40 to 125,-55 to 125	-40 to 125,-55 to 125	-40 to 125,-55 to 125	-40 to 125,-55 to 125	-40 to 125,-55 to 125	-40 to 125,-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24
Output Type	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Package Group	TSSOP	TSSOP	SOIC	TSSOP	SOIC	TSSOP	TSSOP
Package Size: mm2:W x L, PKG	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Rating	HiRel Enhanced Product	HiRel Enhanced Product	HiRel Enhanced Product	HiRel Enhanced Product	HiRel Enhanced Product	HiRel Enhanced Product	HiRel Enhanced Product
Schmitt Trigger	No	No	No	No	No	No	No
Technology Family	LVC	LVC	LVC	LVC	LVC	LVC	LVC
VCC(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6
VCC(Min), V	2	2	2	2	2	2	2
tpd @ Nom Voltage(Max), ns	5.1,4.3	5.1,4.3	5.1,4.3	5.1,4.3	5.1,4.3	5.1,4.3	5.1,4.3

	SN74LVC00AMPWREP	SN74LVC00AMPWREPG4	SN74LVC00AQDREP	SN74LVC00AQPWREP	V62/04652-01XE	V62/04652-01YE	V62/04652-02YE
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant

Herunterladen
LVC Characterization Information
PDF, 114 Kb, Datei veröffentlicht: Dec 1, 1996
This document provides characterization information about low-voltage logic (LVL) that operates from a 3.3-V power supply. It addresses the issues of interfacing to 5-V logic ac performance power considerations input and output characteristics and signal integrity for this family of devices.
Herunterladen
Use of the CMOS Unbuffered Inverter in Oscillator Circuits
PDF, 796 Kb, Datei veröffentlicht: Nov 6, 2003
CMOS devices have a high input impedance high gain and high bandwidth. These characteristics are similar to ideal amplifier characteristics and hence a CMOS buffer or inverter can be used in an oscillator circuit in conjunction with other passive components. Now CMOS oscillator circuits are widely used in high-speed applications because they are economical easy to use and take significantly
Herunterladen
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
PDF, 209 Kb, Datei veröffentlicht: May 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

Serie: SN74LVC00A-EP (7)