Datasheet Texas Instruments SN74LS280 — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LS280

9-Bit-Generatoren / Prüfer für ungerade / gerade Paritäten

Datenblätter

Herunterladen

PDF, 1.0 Mb, Datei veröffentlicht: Mar 1, 1988

Auszug aus dem Dokument

SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 Copyright пЈ© 1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5 PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION
Orderable Device Status
(1) Package Type Package Pins Package
Drawing
Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (В°C) Device Marking
(4/5) JM38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA M38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA M38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA SN54LS280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54LS280J SN54LS280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54LS280J SN54S280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54S280J SN54S280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54S280J SN74LS280D ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 LS280 SN74LS280D ACTIVE SOIC D 14 50 Green (RoHS …

Preise

Status

	SN74LS280D	SN74LS280J	SN74LS280N	SN74LS280N3	SN74LS280NSR
Lifecycle Status	Active (Recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	Active (Recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No

Verpackung

	SN74LS280D	SN74LS280J	SN74LS280N	SN74LS280N3	SN74LS280NSR
N	1	2	3	4	5
Pin	14	14	14	14	14
Package Type	D	J	N	N	NS
Industry STD Term	SOIC	CDIP	PDIP	PDIP	SOP
JEDEC Code	R-PDSO-G	R-GDIP-T	R-PDIP-T	R-PDIP-T	R-PDSO-G
Package QTY	50		25		2000
Carrier	TUBE		TUBE		LARGE T&R
Device Marking	LS280		SN74LS280N		74LS280
Width (mm)	3.91	6.67	6.35	6.35	5.3
Length (mm)	8.65	19.56	19.3	19.3	10.3
Thickness (mm)	1.58	4.57	3.9	3.9	1.95
Pitch (mm)	1.27	2.54	2.54	2.54	1.27
Max Height (mm)	1.75	5.08	5.08	5.08	2
Mechanical Data	Herunterladen	Herunterladen	Herunterladen	Herunterladen	Herunterladen

Parameter

Parameters / Models	SN74LS280D	SN74LS280J	SN74LS280N	SN74LS280N3	SN74LS280NSR
Approx. Price (US$)		0.45 \| 1ku		0.45 \| 1ku
Bits	2		2		2
Bits(#)		2		2
F @ Nom Voltage(Max), Mhz	35		35		35
F @ Nom Voltage(Max)(Mhz)		35		35
Function	Parity	Parity	Parity	Parity	Parity
ICC @ Nom Voltage(Max), mA	27		27		27
ICC @ Nom Voltage(Max)(mA)		27		27
Input Type		TTL		TTL
Operating Temperature Range, C	0 to 70		0 to 70		0 to 70
Operating Temperature Range(C)		0 to 70		0 to 70
Output Drive (IOL/IOH)(Max), mA	8/-0.4		8/-0.4		8/-0.4
Output Drive (IOL/IOH)(Max)(mA)		8/-0.4		8/-0.4
Output Type		CMOS		CMOS
Package Group	SOIC	PDIP SO SOIC	PDIP	PDIP	SO
Package Size: mm2:W x L, PKG	14SOIC: 52 mm2: 6 x 8.65(SOIC)		See datasheet (PDIP)		14SO: 80 mm2: 7.8 x 10.2(SO)
Package Size: mm2:W x L (PKG)		See datasheet (PDIP) See datasheet (CDIP)		See datasheet (PDIP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger		No		No
Technology Family	LS	LS	LS	LS	LS
Type	Other	Other	Other	Other	Other
VCC(Max), V	5.25		5.25		5.25
VCC(Max)(V)		5.25		5.25
VCC(Min), V	4.75		4.75		4.75
VCC(Min)(V)		4.75		4.75
Voltage(Nom), V	5		5		5
Voltage(Nom)(V)		5		5
tpd @ Nom Voltage(Max), ns	50		50		50
tpd @ Nom Voltage(Max)(ns)		50		50

Öko-Plan

	SN74LS280D	SN74LS280J	SN74LS280N	SN74LS280N3	SN74LS280NSR
RoHS	Compliant	Not Compliant	Compliant	Not Compliant	Compliant
Pb Free	No	No	Yes

Anwendungshinweise

Herunterladen
Designing with the SN54/74LS123 (Rev. A)
PDF, 118 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1997
The Texas Instruments (TI) SN54/74LS123 dual retriggerable monostable multivibrator is a one-shot device capable of verylong output pulses and up to 100% duty cycle. The ?LS123 also features dc triggering from gated low-level active A andhigh-level active B inputs and provides a clear input that terminates the output pulse of any predetermined time independentof timing components R ext and

Modellreihe

Serie: SN74LS280 (5)

SN74LS280D SN74LS280J SN74LS280N SN74LS280N3 SN74LS280NSR

Herstellerklassifikation

Semiconductors> Logic> Specialty Logic> Counter/Arithmetic/Parity Function