Datasheet Texas Instruments SN74BCT8244A — Datenblatt

HerstellerTexas Instruments
SerieSN74BCT8244A
Datasheet Texas Instruments SN74BCT8244A

Boundary-Scan-Testgerät IEEE Std 1149.1 (JTAG) mit Oktalpuffern

Datenblätter

Scan Test Devices With Octal Buffers datasheet
PDF, 385 Kb, Revision: E, Datei veröffentlicht: Jul 1, 1996
Auszug aus dem Dokument

Preise

Status

SN74BCT8244ADWSN74BCT8244ADWE4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoYes

Verpackung

SN74BCT8244ADWSN74BCT8244ADWE4
N12
Pin2424
Package TypeDWDW
Industry STD TermSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY2525
CarrierTUBETUBE
Device MarkingBCT8244ABCT8244A
Width (mm)7.57.5
Length (mm)15.415.4
Thickness (mm)2.352.35
Pitch (mm)1.271.27
Max Height (mm)2.652.65
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74BCT8244ADW
SN74BCT8244ADW
SN74BCT8244ADWE4
SN74BCT8244ADWE4
Bits88
F @ Nom Voltage(Max), Mhz7070
ICC @ Nom Voltage(Max), mA5252
Operating Temperature Range, C0 to 700 to 70
Output Drive (IOL/IOH)(Max), mA64/-1564/-15
Package GroupSOICSOIC
Package Size: mm2:W x L, PKG24SOIC: 160 mm2: 10.3 x 15.5(SOIC)24SOIC: 160 mm2: 10.3 x 15.5(SOIC)
RatingCatalogCatalog
Technology FamilyBCTBCT
VCC(Max), V5.55.5
VCC(Min), V4.54.5
Voltage(Nom), V55
tpd @ Nom Voltage(Max), ns8.58.5

Öko-Plan

SN74BCT8244ADWSN74BCT8244ADWE4
RoHSCompliantCompliant

Anwendungshinweise

  • Programming CPLDs Via the 'LVT8986 LASP
    PDF, 819 Kb, Datei veröffentlicht: Nov 1, 2005
    This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to

Modellreihe

Serie: SN74BCT8244A (2)

Herstellerklassifikation

  • Semiconductors> Logic> Specialty Logic> Boundary Scan (JTAG) Logic