Datasheet Texas Instruments SN74AVC16827 — Datenblatt

HerstellerTexas Instruments
SerieSN74AVC16827
Datasheet Texas Instruments SN74AVC16827

20-Bit-Puffer / Treiber mit 3-Zustands-Ausgängen

Datenblätter

20-Bit Buffer/Driver With 3-State Outputs datasheet
PDF, 363 Kb, Revision: I, Datei veröffentlicht: Jun 29, 2000
Auszug aus dem Dokument

Preise

Status

SN74AVC16827DGGRSN74AVC16827DGVR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYes

Verpackung

SN74AVC16827DGGRSN74AVC16827DGVR
N12
Pin5656
Package TypeDGGDGV
Industry STD TermTSSOPTVSOP
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY20002000
CarrierLARGE T&RLARGE T&R
Device MarkingAVC16827CVA827
Width (mm)6.14.4
Length (mm)1411.3
Thickness (mm)1.151.05
Pitch (mm).5.4
Max Height (mm)1.21.2
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74AVC16827DGGR
SN74AVC16827DGGR
SN74AVC16827DGVR
SN74AVC16827DGVR
Bits2020
F @ Nom Voltage(Max), Mhz200200
ICC @ Nom Voltage(Max), mA0.040.04
Operating Temperature Range, C-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA-12/12-12/12
Package GroupTSSOPTVSOP
Package Size: mm2:W x L, PKG56TSSOP: 113 mm2: 8.1 x 14(TSSOP)56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP)
RatingCatalogCatalog
Schmitt TriggerNoNo
Technology FamilyAVCAVC
VCC(Max), V3.63.6
VCC(Min), V1.21.2
Voltage(Nom), V1.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.3
tpd @ Nom Voltage(Max), ns3,3.2,2.9,1.9,1.73,3.2,2.9,1.9,1.7

Öko-Plan

SN74AVC16827DGGRSN74AVC16827DGVR
RoHSCompliantCompliant

Anwendungshinweise

  • Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)
    PDF, 126 Kb, Revision: B, Datei veröffentlicht: Jul 7, 1999
    Texas Instruments (TI[TM]) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVCfamily features TI?s Dynamic Output Control (DOC[TM]) circuit (patent pending). DOC circuitry automatically lowers the outputimpedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, thensubsequently raises the i
  • AVC Logic Family Technology and Applications (Rev. A)
    PDF, 148 Kb, Revision: A, Datei veröffentlicht: Aug 26, 1998
    Texas Instruments (TI?) announces the industry?s first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI?s next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI?s Dynamic Output Control (
  • Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)
    PDF, 390 Kb, Revision: B, Datei veröffentlicht: Apr 30, 2015
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revision: B, Datei veröffentlicht: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa

Modellreihe

Serie: SN74AVC16827 (2)

Herstellerklassifikation

  • Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver