Datasheet Texas Instruments SN74ALS569A — Datenblatt

HerstellerTexas Instruments
SerieSN74ALS569A
Datasheet Texas Instruments SN74ALS569A

Synchrone 4-Bit-Aufwärts- / Abwärts-Binärzähler mit 3-Zustands-Ausgängen

Datenblätter

Synchronous 4-Bit Up/Down Decade And Binary Counters With 3-State Outputs datasheet
PDF, 1.1 Mb, Revision: A, Datei veröffentlicht: Jan 1, 1995
Auszug aus dem Dokument

Preise

Status

SN74ALS569ADWRSN74ALS569ANSN74ALS569ANE4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNo

Verpackung

SN74ALS569ADWRSN74ALS569ANSN74ALS569ANE4
N123
Pin202020
Package TypeDWNN
Industry STD TermSOICPDIPPDIP
JEDEC CodeR-PDSO-GR-PDIP-TR-PDIP-T
Package QTY20002020
CarrierLARGE T&RTUBETUBE
Device MarkingALS569ASN74ALS569ANSN74ALS569AN
Width (mm)7.56.356.35
Length (mm)12.824.3324.33
Thickness (mm)2.354.574.57
Pitch (mm)1.272.542.54
Max Height (mm)2.655.085.08
Mechanical DataHerunterladenHerunterladenHerunterladen

Parameter

Parameters / ModelsSN74ALS569ADWR
SN74ALS569ADWR
SN74ALS569AN
SN74ALS569AN
SN74ALS569ANE4
SN74ALS569ANE4
Bits444
F @ Nom Voltage(Max), Mhz757575
FunctionCounterCounterCounter
ICC @ Nom Voltage(Max), mA323232
Operating Temperature Range, C0 to 700 to 700 to 70
Output Drive (IOL/IOH)(Max), mA24/-2.624/-2.624/-2.6
Package GroupSOICPDIPPDIP
Package Size: mm2:W x L, PKG20SOIC: 132 mm2: 10.3 x 12.8(SOIC)See datasheet (PDIP)See datasheet (PDIP)
RatingCatalogCatalogCatalog
Technology FamilyALSALSALS
TypeBinaryBinaryBinary
VCC(Max), V5.55.55.5
VCC(Min), V4.54.54.5
Voltage(Nom), V555
tpd @ Nom Voltage(Max), ns282828

Öko-Plan

SN74ALS569ADWRSN74ALS569ANSN74ALS569ANE4
RoHSCompliantCompliantCompliant
Pb FreeYesYes

Anwendungshinweise

  • Advanced Schottky (ALS and AS) Logic Families
    PDF, 1.9 Mb, Datei veröffentlicht: Aug 1, 1995
    This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using the Advanced Schottky family are given along with a brief summary of the solutions to most design decisions needed to implement systems using t

Modellreihe

Herstellerklassifikation

  • Semiconductors> Logic> Specialty Logic> Counter/Arithmetic/Parity Function