Datasheet Texas Instruments SN74ABTH18502APMR — Datenblatt
| Hersteller | Texas Instruments |
| Serie | SN74ABTH18502A |
| Artikelnummer | SN74ABTH18502APMR |
Scannen Sie Testgeräte mit 18-Bit-Universalbus-Transceivern 64-LQFP -40 bis 85
Datenblätter
Scan Test Devices With 18-Bit Universal Bus Transceivers datasheet
PDF, 1.0 Mb, Revision: E, Datei veröffentlicht: Dec 1, 1996
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Verpackung
| Pin | 64 |
| Package Type | PM |
| Industry STD Term | LQFP |
| JEDEC Code | S-PQFP-G |
| Package QTY | 1000 |
| Carrier | LARGE T&R |
| Device Marking | ABTH18502A |
| Width (mm) | 10 |
| Length (mm) | 10 |
| Thickness (mm) | 1.4 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1.6 |
| Mechanical Data | Herunterladen |
Parameter
| Bits | 18 |
| F @ Nom Voltage(Max) | 150 Mhz |
| ICC @ Nom Voltage(Max) | 24 mA |
| Operating Temperature Range | -40 to 85 C |
| Output Drive (IOL/IOH)(Max) | 64/-32 mA |
| Package Group | LQFP |
| Package Size: mm2:W x L | 64LQFP: 144 mm2: 12 x 12(LQFP) PKG |
| Rating | Catalog |
| Technology Family | ABT |
| VCC(Max) | 5.5 V |
| VCC(Min) | 4.5 V |
| Voltage(Nom) | 5 V |
| tpd @ Nom Voltage(Max) | 5.5 ns |
Öko-Plan
| RoHS | Compliant |
Anwendungshinweise
- Programming CPLDs Via the 'LVT8986 LASPPDF, 819 Kb, Datei veröffentlicht: Nov 1, 2005
This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to - Bus-Hold CircuitPDF, 418 Kb, Datei veröffentlicht: Feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of - Quad Flatpack No-Lead Logic Packages (Rev. D)PDF, 1.0 Mb, Revision: D, Datei veröffentlicht: Feb 16, 2004
Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while - Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)PDF, 528 Kb, Revision: B, Datei veröffentlicht: Jun 1, 1997
The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide - Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)PDF, 115 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1997
Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions. - Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)PDF, 80 Kb, Revision: A, Datei veröffentlicht: Dec 1, 1996
This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic - Understanding Advanced Bus-Interface Products Design GuidePDF, 253 Kb, Datei veröffentlicht: May 1, 1996
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic DevicesPDF, 209 Kb, Datei veröffentlicht: May 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
Modellreihe
Serie: SN74ABTH18502A (2)
- SN74ABTH18502APM SN74ABTH18502APMR
Herstellerklassifikation
- Semiconductors > Logic > Specialty Logic > Boundary Scan (JTAG) Logic