Datasheet Texas Instruments SN65LVDS94DGG — Datenblatt
| Hersteller | Texas Instruments |
| Serie | SN65LVDS94 |
| Artikelnummer | SN65LVDS94DGG |
Serdes (Serializer / Deserializer) Empfänger 56-TSSOP
Datenblätter
LVDS Serdes Receiver datasheet
PDF, 803 Kb, Revision: F, Datei veröffentlicht: Jan 27, 2006
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes |
Verpackung
| Pin | 56 |
| Package Type | DGG |
| Industry STD Term | TSSOP |
| JEDEC Code | R-PDSO-G |
| Package QTY | 35 |
| Carrier | TUBE |
| Device Marking | SN65LVDS94 |
| Width (mm) | 6.1 |
| Length (mm) | 14 |
| Thickness (mm) | 1.15 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1.2 |
| Mechanical Data | Herunterladen |
Parameter
| Operating Temperature Range | -40 to 85 C |
| Output Compatibility | LVTTL |
| Package Group | TSSOP |
| Package Size: mm2:W x L | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) PKG |
| Protocols | Channel-Link I |
| Rating | Catalog |
| Supply Voltage(s) | 3.3 V |
Öko-Plan
| RoHS | Compliant |
Anwendungshinweise
- LVDS Serdes 48 EVM Kit Setup And UsagePDF, 735 Kb, Datei veröffentlicht: Dec 17, 1998
This document describes the Texas Instruments (TI)(tm) LVDS Serdes 48 evaluation module (EVM) kit. The LVDS Serdes 48 EVM kit is used to evaluate and design high data throughput prototypes using the TI LVDS95 transmitter and LVDS96 receiver boards. The boards allow the designer to connect 21 bits of data and clock to the transmitter board where LVDS technology is available to serialize and transm
Modellreihe
Serie: SN65LVDS94 (4)
- SN65LVDS94DGG SN65LVDS94DGGG4 SN65LVDS94DGGR SN65LVDS94DGGRG4
Herstellerklassifikation
- Semiconductors > Interface > LVDS/M-LVDS/PECL > SerDes/Channel-Link