Datasheet Texas Instruments SN65LVDS386DGG — Datenblatt
| Hersteller | Texas Instruments |
| Serie | SN65LVDS386 |
| Artikelnummer | SN65LVDS386DGG |
16-Kanal-LVDS-Empfänger 64-TSSOP -40 bis 85
Datenblätter
High-Speed Differential Line Receivers. datasheet
PDF, 1.7 Mb, Revision: I, Datei veröffentlicht: Jul 29, 2014
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Verpackung
| Pin | 64 |
| Package Type | DGG |
| Industry STD Term | TSSOP |
| JEDEC Code | R-PDSO-G |
| Package QTY | 25 |
| Carrier | TUBE |
| Device Marking | LVDS386 |
| Width (mm) | 6.1 |
| Length (mm) | 17 |
| Thickness (mm) | 1.15 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1.2 |
| Mechanical Data | Herunterladen |
Parameter
| Device Type | Receiver |
| ESD HBM | 15 kV |
| Function | Receiver |
| ICC(Max) | 70 mA |
| Input Signal | LVDS |
| No. of Rx | 16 |
| Operating Temperature Range | -40 to 85 C |
| Output Signal | LVTTL |
| Package Group | TSSOP |
| Package Size: mm2:W x L | 64TSSOP: 138 mm2: 8.1 x 17(TSSOP) PKG |
| Protocols | LVDS |
| Signaling Rate | 250 Mbps |
Öko-Plan
| RoHS | Compliant |
Design Kits und Evaluierungsmodule
- Evaluation Modules & Boards: SN65LVDS386EVM
16-channel LVDS Receiver Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
Anwendungshinweise
- Using Signaling Rate and Transfer Rate (Rev. A)PDF, 258 Kb, Revision: A, Datei veröffentlicht: Feb 7, 2005
This document defines data signaling rate and data transfer rate, and it demonstrates the differences between them. Taking the SN65LVDS386 and SN65LVDS387 16-channellow-voltage differential (LVDS) line drivers and receivers with random parallel data of various bandwidths as an example, this document discusses the components that make up the system timing budget and presents empirical data on cro
Modellreihe
Serie: SN65LVDS386 (4)
- SN65LVDS386DGG SN65LVDS386DGGG4 SN65LVDS386DGGR SN65LVDS386DGGRG4
Herstellerklassifikation
- Semiconductors > Interface > LVDS/M-LVDS/PECL > Buffers, Drivers/Receivers and Cross-Points