Datasheet Texas Instruments SN54LVTH573 — Datenblatt

Hersteller	Texas Instruments
Serie	SN54LVTH573

Datenblätter

Preise

Status

Verpackung

Parameter

Parameters / Models	5962-9583101Q2A	5962-9583101QRA	5962-9583101QSA	SNJ54LVTH573FK	SNJ54LVTH573J	SNJ54LVTH573W
3-State Output	Yes	Yes	Yes	Yes	Yes	Yes
Bits	8	8	8	8	8	8
F @ Nom Voltage(Max), Mhz	160	160	160	160	160	160
ICC @ Nom Voltage(Max), mA	5	5	5	5	5	5
Input Type	TTL	TTL	TTL	TTL	TTL	TTL
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	48/-24	48/-24	48/-24	48/-24	48/-24	48/-24
Output Type	TTL	TTL	TTL	TTL	TTL	TTL
Package Group	LCCC	CDIP	CFP	LCCC	CDIP	CFP
Package Size: mm2:W x L, PKG	20LCCC: 79 mm2: 8.89 x 8.89(LCCC)	See datasheet (CDIP)	See datasheet (CFP)	20LCCC: 79 mm2: 8.89 x 8.89(LCCC)	See datasheet (CDIP)	See datasheet (CFP)
Rating	Military	Military	Military	Military	Military	Military
Technology Family	LVT	LVT	LVT	LVT	LVT	LVT
VCC(Max), V	3.6	3.6	3.6	3.6	3.6	3.6
VCC(Min), V	2.7	2.7	2.7	2.7	2.7	2.7
tpd @ Nom Voltage(Max), ns	4.5	4.5	4.5	4.5	4.5	4.5

Öko-Plan

Anwendungshinweise

• Herunterladen
  Input and Output Characteristics of Digital Integrated Circuits
  PDF, 1.7 Mb, Datei veröffentlicht: Oct 1, 1996
  This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou
• Herunterladen
  LVT Family Characteristics (Rev. A)
  PDF, 98 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1998
  To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
• Herunterladen
  LVT-to-LVTH Conversion
  PDF, 84 Kb, Datei veröffentlicht: Dec 8, 1998
  Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
• Herunterladen
  Understanding Advanced Bus-Interface Products Design Guide
  PDF, 253 Kb, Datei veröffentlicht: May 1, 1996
• Herunterladen
  Power-Up Behavior of Clocked Devices (Rev. A)
  PDF, 34 Kb, Revision: A, Datei veröffentlicht: Feb 6, 2015
• Herunterladen
  TI IBIS File Creation Validation and Distribution Processes
  PDF, 380 Kb, Datei veröffentlicht: Aug 29, 2002
  The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
• Herunterladen
  Live Insertion
  PDF, 150 Kb, Datei veröffentlicht: Oct 1, 1996
  Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha
• Herunterladen
  Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
  PDF, 209 Kb, Datei veröffentlicht: May 10, 2002
  Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
• Herunterladen
  Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
  PDF, 105 Kb, Revision: A, Datei veröffentlicht: Aug 1, 1997
  The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi
• Herunterladen
  Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
  PDF, 614 Kb, Revision: C, Datei veröffentlicht: Dec 2, 2015
• Herunterladen
  Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
  PDF, 337 Kb, Datei veröffentlicht: Jul 8, 2004
  Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
• Herunterladen
  16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
  PDF, 895 Kb, Revision: B, Datei veröffentlicht: May 22, 2002
  TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
• Herunterladen
  Introduction to Logic
  PDF, 93 Kb, Datei veröffentlicht: Apr 30, 2015
• Herunterladen
  Implications of Slow or Floating CMOS Inputs (Rev. D)
  PDF, 260 Kb, Revision: D, Datei veröffentlicht: Jun 23, 2016

Modellreihe

Herstellerklassifikation

• Semiconductors> Space & High Reliability> Logic Products> Flip-Flop/Latch/Registers