Datasheet Texas Instruments 5962-9318601M3A — Datenblatt
| Hersteller | Texas Instruments |
| Serie | SN54ABT8245 |
| Artikelnummer | 5962-9318601M3A |
Scannen Sie Testgeräte mit Oktalbus-Transceivern 28-LCCC -55 bis 125
Datenblätter
Scan Test Devices With Octal Bus Transceivers datasheet
PDF, 810 Kb, Revision: D, Datei veröffentlicht: Dec 1, 1996
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Verpackung
| Pin | 28 |
| Package Type | FK |
| Industry STD Term | LCCC |
| JEDEC Code | S-CQCC-N |
| Package QTY | 1 |
| Carrier | TUBE |
| Width (mm) | 11.43 |
| Length (mm) | 11.43 |
| Thickness (mm) | 1.83 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 2.03 |
| Mechanical Data | Herunterladen |
Parameter
| Bits | 8 |
| ICC @ Nom Voltage(Max) | 38 mA |
| Input Type | TTL |
| Operating Temperature Range | -55 to 125 C |
| Output Drive (IOL/IOH)(Max) | 64/-32 mA |
| Output Type | TTL |
| Package Group | LCCC |
| Package Size: mm2:W x L | 28LCCC: 131 mm2: 11.43 x 11.43(LCCC) PKG |
| Rating | Military |
| Technology Family | ABT |
| VCC(Max) | 5.5 V |
| VCC(Min) | 4.5 V |
| tpd @ Nom Voltage(Max) | 5.8 ns |
Öko-Plan
| RoHS | See ti.com |
Anwendungshinweise
- Quad Flatpack No-Lead Logic Packages (Rev. D)PDF, 1.0 Mb, Revision: D, Datei veröffentlicht: Feb 16, 2004
Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while - Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)PDF, 105 Kb, Revision: A, Datei veröffentlicht: Aug 1, 1997
The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi - Power-Up 3-State (PU3S) Circuits in TI Standard Logic DevicesPDF, 209 Kb, Datei veröffentlicht: May 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features - Selecting the Right Level Translation Solution (Rev. A)PDF, 313 Kb, Revision: A, Datei veröffentlicht: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati - Semiconductor Packing Material Electrostatic Discharge (ESD) ProtectionPDF, 337 Kb, Datei veröffentlicht: Jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge - Introduction to LogicPDF, 93 Kb, Datei veröffentlicht: Apr 30, 2015
- Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)PDF, 614 Kb, Revision: C, Datei veröffentlicht: Dec 2, 2015
- Live InsertionPDF, 150 Kb, Datei veröffentlicht: Oct 1, 1996
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha - Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)PDF, 80 Kb, Revision: A, Datei veröffentlicht: Dec 1, 1996
This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic - Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)PDF, 115 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1997
Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions. - Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)PDF, 528 Kb, Revision: B, Datei veröffentlicht: Jun 1, 1997
The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide - Input and Output Characteristics of Digital Integrated CircuitsPDF, 1.7 Mb, Datei veröffentlicht: Oct 1, 1996
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou - Designing With Logic (Rev. C)PDF, 186 Kb, Revision: C, Datei veröffentlicht: Jun 1, 1997
Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w - Implications of Slow or Floating CMOS Inputs (Rev. D)PDF, 260 Kb, Revision: D, Datei veröffentlicht: Jun 23, 2016
- Understanding Advanced Bus-Interface Products Design GuidePDF, 253 Kb, Datei veröffentlicht: May 1, 1996
- TI IBIS File Creation Validation and Distribution ProcessesPDF, 380 Kb, Datei veröffentlicht: Aug 29, 2002
The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
Modellreihe
Serie: SN54ABT8245 (4)
- 5962-9318601M3A 5962-9318601MLA SNJ54ABT8245FK SNJ54ABT8245JT
Herstellerklassifikation
- Semiconductors > Space & High Reliability > Logic Products > Specialty Logic Products > Boundary Scan (JTAG)
Andere Namen:
59629318601M3A, 5962 9318601M3A