Datasheet Texas Instruments DS99R102VS/NOPB — Datenblatt

3-40 MHz DC-symmetrischer 24-Bit-LVDS-Deserializer 48-TQFP 0 bis 70

Datenblätter

PDF, 909 Kb, Revision: D, Datei veröffentlicht: Apr 16, 2013

Auszug aus dem Dokument

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Color Depth	18 bpp
Diagnostics	-
EMI Reduction	Progressive Turn On (PTO)
Function	Deserializer
Input Compatibility	FPD-Link II LVDS
Operating Temperature Range	0 to 70 C
Output Compatibility	LVCMOS
Package Group	TQFP
Package Size: mm2:W x L	48TQFP: 81 mm2: 9 x 9(TQFP) PKG
Pixel Clock Min	3 MHz
Pixel Clock(Max)	40 MHz
Rating	Catalog
Signal Conditioning	-
Special Features	-
Total Throughput	960 Mbps

RoHS

Compliant

Herunterladen
LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A)
PDF, 101 Kb, Revision: A, Datei veröffentlicht: Apr 29, 2013
This application note introduces Texas InstrumentвЂ™s LVDS devices with built-in pre-emphasis andequalization circuits, recommends when it makes sense to employ them with the FPD-Link II SER/DES,shows how to optimally interface them to the SER/DES, and discusses distance gains that may berealized with their signal enhancing functions.
Herunterladen
Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers (Rev. A)
PDF, 118 Kb, Revision: A, Datei veröffentlicht: Apr 26, 2013
TI's family of embedded clock LVDS SER/DES (FPD-link II) provides a 2-wire serial interface for displayapplications up to distances of 10 meters.

Serie: DS99R102 (2)