Datasheet Texas Instruments DS90CR285MTDX/NOPB — Datenblatt

HerstellerTexas Instruments
SerieDS90CR285
ArtikelnummerDS90CR285MTDX/NOPB
Datasheet Texas Instruments DS90CR285MTDX/NOPB

+ 3,3 V Daten-Strobe-LVDS-28-Bit-Kanal mit steigender Flanke - 66 MHz 56-TSSOP -40 bis 85

Datenblätter

DS90CR285/DS90CR286 3.3V Rising Edge Data Strobe LVDS 28Bit Channel Link- 66MHz datasheet
PDF, 1.5 Mb, Revision: C, Datei veröffentlicht: Mar 5, 2013
Auszug aus dem Dokument

Preise

Status

Lifecycle StatusActive (Recommended for new designs)
Manufacture's Sample AvailabilityNo

Verpackung

Pin5656
Package TypeDGGDGG
Industry STD TermTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY10001000
CarrierLARGE T&RLARGE T&R
Device Marking>BDS90CR285MTD
Width (mm)6.16.1
Length (mm)1414
Thickness (mm)1.151.15
Pitch (mm).5.5
Max Height (mm)1.21.2
Mechanical DataHerunterladenHerunterladen

Parameter

Clock Max66 MHz
Clock Min20 MHz
Compression Ratio28 to 4
Data Throughput1848 Mbps
ESD7 kV
FunctionSerializer
Input CompatibilityLVCMOS
Operating Temperature Range-40 to 85 C
Output CompatibilityLVDS
Package GroupTSSOP
Package Size: mm2:W x L56TSSOP: 113 mm2: 8.1 x 14(TSSOP) PKG
Parallel Bus Width28 bits
ProtocolsChannel-Link I
RatingCatalog
Supply Voltage(s)3.3 V

Öko-Plan

RoHSCompliant

Design Kits und Evaluierungsmodule

  • Evaluation Modules & Boards: FLINK3V8BT-85
    Evaluation Kit for FPD-Link Family of Serializer and Deserializer LVDS Devices
    Lifecycle Status: Active (Recommended for new designs)

Anwendungshinweise

  • Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des (Rev. A)
    PDF, 62 Kb, Revision: A, Datei veröffentlicht: Apr 26, 2013
    This application note discusses how system designers are able to use Channel Link II ser/Des to improve old and new channel link designs.
  • CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications
    PDF, 269 Kb, Datei veröffentlicht: Oct 5, 1998
  • Multi-Drop Channel-Link Operation
    PDF, 212 Kb, Datei veröffentlicht: Oct 4, 2004
  • Receiver Skew Margin for Channel Link I and FPD Link I Devices
    PDF, 418 Kb, Datei veröffentlicht: Jan 13, 2016
  • AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines
    PDF, 245 Kb, Datei veröffentlicht: May 15, 2004
    Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines

Modellreihe

Herstellerklassifikation

  • Semiconductors > Interface > LVDS/M-LVDS/PECL > SerDes/Channel-Link