Datasheet Texas Instruments CDCV857B — Datenblatt

HerstellerTexas Instruments
SerieCDCV857B
Datasheet Texas Instruments CDCV857B

2,5-V-Phasenregelkreis DDR-Takttreiber

Datenblätter

CDCV857B, CDCV857BI 2.5-V Phase-Lock Loop Clock Driver datasheet
PDF, 764 Kb, Revision: A, Datei veröffentlicht: Nov 17, 2010
Auszug aus dem Dokument

Preise

Status

CDCV857BDGGCDCV857BDGGG4CDCV857BDGGRCDCV857BDGGRG4HPA00014DGGHPA00014DGGR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNoYesNoYesNo

Verpackung

CDCV857BDGGCDCV857BDGGG4CDCV857BDGGRCDCV857BDGGRG4HPA00014DGGHPA00014DGGR
N123456
Pin484848484848
Package TypeDGGDGGDGGDGGDGGDGG
Industry STD TermTSSOPTSSOPTSSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY404020002000402000
CarrierTUBETUBELARGE T&RLARGE T&RTUBELARGE T&R
Device MarkingCDCV857BCDCV857BCDCV857BCDCV857BCDCV857BCDCV857B
Width (mm)6.16.16.16.16.16.1
Length (mm)12.512.512.512.512.512.5
Thickness (mm)1.151.151.151.151.151.15
Pitch (mm).5.5.5.5.5.5
Max Height (mm)1.21.21.21.21.21.2
Mechanical DataHerunterladenHerunterladenHerunterladenHerunterladenHerunterladenHerunterladen

Parameter

Parameters / ModelsCDCV857BDGG
CDCV857BDGG
CDCV857BDGGG4
CDCV857BDGGG4
CDCV857BDGGR
CDCV857BDGGR
CDCV857BDGGRG4
CDCV857BDGGRG4
HPA00014DGG
HPA00014DGG
HPA00014DGGR
HPA00014DGGR
Absolute Jitter (Peak-to-Peak Cycle or Period Jitter), ps353535353535
Number of Outputs101010101010
Operating Frequency Range(Max), MHz200200200200200200
Operating Frequency Range(Min), MHz606060606060
Operating Temperature Range, C0 to 700 to 700 to 700 to 700 to 700 to 70
Package GroupTSSOPTSSOPTSSOPTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
RatingCatalogCatalogCatalogCatalogCatalogCatalog
VCC, V2.52.52.52.52.52.5
t(phase error), ps100100100100100100
tsk(o), ps100100100100100100

Öko-Plan

CDCV857BDGGCDCV857BDGGG4CDCV857BDGGRCDCV857BDGGRG4HPA00014DGGHPA00014DGGR
RoHSCompliantCompliantCompliantCompliantCompliantCompliant

Modellreihe

Herstellerklassifikation

  • Semiconductors> Clock and Timing> Clock Buffers> Zero Delay Buffers