Datasheet Texas Instruments CDCLVP1212 — Datenblatt

HerstellerTexas Instruments
SerieCDCLVP1212
Datasheet Texas Instruments CDCLVP1212

Low Jitter, 2-Eingänge wählbar 1:12 Universal-zu-LVPECL-Puffer

Datenblätter

CDCLVP1212 LVPECL Output, High-Performance Clock Buffer datasheet
PDF, 1.1 Mb, Revision: E, Datei veröffentlicht: Dec 2, 2015
Auszug aus dem Dokument

Preise

Status

CDCLVP1212RHARCDCLVP1212RHAT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoYes

Verpackung

CDCLVP1212RHARCDCLVP1212RHAT
N12
Pin4040
Package TypeRHARHA
Industry STD TermVQFNVQFN
JEDEC CodeS-PQFP-NS-PQFP-N
Package QTY2500250
CarrierLARGE T&RSMALL T&R
Device Marking12121212
Width (mm)66
Length (mm)66
Thickness (mm).9.9
Pitch (mm).5.5
Max Height (mm)11
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsCDCLVP1212RHAR
CDCLVP1212RHAR
CDCLVP1212RHAT
CDCLVP1212RHAT
Additive RMS Jitter(Typ), fs5757
Input Frequency(Max), MHz20002000
Input LevelLVCMOS,LVDS,LVPECLLVCMOS,LVDS,LVPECL
Number of Outputs1212
Output Frequency(Max), MHz20002000
Output LevelLVPECLLVPECL
Package GroupVQFNVQFN
Package Size: mm2:W x L, PKG40VQFN: 36 mm2: 6 x 6(VQFN)40VQFN: 36 mm2: 6 x 6(VQFN)
RatingCatalogCatalog
VCC, V2.5,3.32.5,3.3
VCC Out, V2.5,3.32.5,3.3

Öko-Plan

CDCLVP1212RHARCDCLVP1212RHAT
RoHSCompliantCompliant

Anwendungshinweise

  • Clocking Design Guidelines: Unused Pins
    PDF, 158 Kb, Datei veröffentlicht: Nov 19, 2015

Modellreihe

Serie: CDCLVP1212 (2)

Herstellerklassifikation

  • Semiconductors> Clock and Timing> Clock Buffers> Differential