Datasheet Texas Instruments CDCLVP1212RHAR — Datenblatt
Hersteller | Texas Instruments |
Serie | CDCLVP1212 |
Artikelnummer | CDCLVP1212RHAR |
Low Jitter, 2-Eingänge wählbar 1:12 Universal-zu-LVPECL-Puffer 40-VQFN
Datenblätter
CDCLVP1212 LVPECL Output, High-Performance Clock Buffer datasheet
PDF, 1.1 Mb, Revision: E, Datei veröffentlicht: Dec 2, 2015
Auszug aus dem Dokument
Preise
Status
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | No |
Verpackung
Pin | 40 | 40 |
Package Type | RHA | RHA |
Industry STD Term | VQFN | VQFN |
JEDEC Code | S-PQFP-N | S-PQFP-N |
Package QTY | 2500 | 2500 |
Carrier | LARGE T&R | LARGE T&R |
Device Marking | 1212 | CDCLVP |
Width (mm) | 6 | 6 |
Length (mm) | 6 | 6 |
Thickness (mm) | .9 | .9 |
Pitch (mm) | .5 | .5 |
Max Height (mm) | 1 | 1 |
Mechanical Data | Herunterladen | Herunterladen |
Parameter
Additive RMS Jitter(Typ) | 57 fs |
Input Frequency(Max) | 2000 MHz |
Input Level | LVCMOS,LVDS,LVPECL |
Number of Outputs | 12 |
Output Frequency(Max) | 2000 MHz |
Output Level | LVPECL |
Package Group | VQFN |
Package Size: mm2:W x L | 40VQFN: 36 mm2: 6 x 6(VQFN) PKG |
Rating | Catalog |
VCC | 2.5,3.3 V |
VCC Out | 2.5,3.3 V |
Öko-Plan
RoHS | Compliant |
Design Kits und Evaluierungsmodule
- Evaluation Modules & Boards: CDCLVP1212EVM
CDCLVP1212 Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
Anwendungshinweise
- Clocking Design Guidelines: Unused PinsPDF, 158 Kb, Datei veröffentlicht: Nov 19, 2015
Modellreihe
Serie: CDCLVP1212 (2)
- CDCLVP1212RHAR CDCLVP1212RHAT
Herstellerklassifikation
- Semiconductors > Clock and Timing > Clock Buffers > Differential