Datasheet Texas Instruments CDCLVP1102 — Datenblatt

HerstellerTexas Instruments
SerieCDCLVP1102
Datasheet Texas Instruments CDCLVP1102

Low Jitter 1: 2 Universal-zu-LVPECL-Puffer

Datenblätter

CDCLVP1102 Two-LVPECL Output, High-Performance Clock Buffer datasheet
PDF, 1.3 Mb, Revision: D, Datei veröffentlicht: Dec 11, 2015
Auszug aus dem Dokument

Preise

Status

CDCLVP1102RGTRCDCLVP1102RGTT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNo

Verpackung

CDCLVP1102RGTRCDCLVP1102RGTT
N12
Pin1616
Package TypeRGTRGT
Industry STD TermVQFNVQFN
JEDEC CodeS-PQFP-NS-PQFP-N
Package QTY3000250
CarrierLARGE T&RSMALL T&R
Device Marking11021102
Width (mm)33
Length (mm)33
Thickness (mm).9.9
Pitch (mm).5.5
Max Height (mm)11
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsCDCLVP1102RGTR
CDCLVP1102RGTR
CDCLVP1102RGTT
CDCLVP1102RGTT
Additive RMS Jitter(Typ), fs9090
Input Frequency(Max), MHz20002000
Input LevelLVCMOS,LVDS,LVPECLLVCMOS,LVDS,LVPECL
Number of Outputs22
Operating Temperature Range, C-40 to 85-40 to 85
Output Frequency(Max), MHz20002000
Output LevelLVPECLLVPECL
Package GroupVQFNVQFN
Package Size: mm2:W x L, PKG16VQFN: 9 mm2: 3 x 3(VQFN)16VQFN: 9 mm2: 3 x 3(VQFN)
RatingCatalogCatalog
VCC, V2.5,3.32.5,3.3
VCC Out, V2.5,3.32.5,3.3

Öko-Plan

CDCLVP1102RGTRCDCLVP1102RGTT
RoHSCompliantCompliant

Modellreihe

Serie: CDCLVP1102 (2)

Herstellerklassifikation

  • Semiconductors> Clock and Timing> Clock Buffers> Differential