Datasheet Texas Instruments CDCLVD1212 — Datenblatt

HerstellerTexas Instruments
SerieCDCLVD1212
Datasheet Texas Instruments CDCLVD1212

Low Jitter, 2-Eingänge wählbar 1:12 Universal-zu-LVDS-Puffer

Datenblätter

CDCLVD1212 2:12 Low Additive Jitter LVDS Buffer datasheet
PDF, 1.2 Mb, Revision: C, Datei veröffentlicht: Oct 31, 2016
Auszug aus dem Dokument

Preise

Status

CDCLVD1212RHARCDCLVD1212RHAT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNo

Verpackung

CDCLVD1212RHARCDCLVD1212RHAT
N12
Pin4040
Package TypeRHARHA
Industry STD TermVQFNVQFN
JEDEC CodeS-PQFP-NS-PQFP-N
Package QTY2500250
CarrierLARGE T&RSMALL T&R
Device Marking1212CDCLVD
Width (mm)66
Length (mm)66
Thickness (mm).9.9
Pitch (mm).5.5
Max Height (mm)11
Mechanical DataHerunterladenHerunterladen

Parameter

Parameters / ModelsCDCLVD1212RHAR
CDCLVD1212RHAR
CDCLVD1212RHAT
CDCLVD1212RHAT
Additive RMS Jitter(Typ), fs171171
Input Frequency(Max), MHz800800
Input LevelLVCMOS,LVDS,LVPECLLVCMOS,LVDS,LVPECL
Number of Outputs1212
Operating Temperature Range, C-40 to 85-40 to 85
Output Frequency(Max), MHz800800
Output LevelLVDSLVDS
Package GroupVQFNVQFN
Package Size: mm2:W x L, PKG40VQFN: 36 mm2: 6 x 6(VQFN)40VQFN: 36 mm2: 6 x 6(VQFN)
RatingCatalogCatalog
VCC, V2.52.5
VCC Out, V2.52.5

Öko-Plan

CDCLVD1212RHARCDCLVD1212RHAT
RoHSCompliantCompliant

Modellreihe

Serie: CDCLVD1212 (2)

Herstellerklassifikation

  • Semiconductors> Clock and Timing> Clock Buffers> Differential