Datasheet Texas Instruments CDCE706 — Datenblatt

Hersteller	Texas Instruments
Serie	CDCE706

Datenblätter

Preise

Status

Verpackung

Parameter

Parameters / Models	CDCE706PW	CDCE706PWG4	CDCE706PWR	CDCE706PWRG4
Input Level	Crystal,LVCMOS,Differential	Crystal,LVCMOS,Differential	Crystal,LVCMOS,Differential	Crystal,LVCMOS,Differential
Number of Outputs	6	6	6	6
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Output Frequency(Max), MHz	300	300	300	300
Output Level	LVCMOS	LVCMOS	LVCMOS	LVCMOS
Package Group	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Programmability	EEPROM	EEPROM	EEPROM	EEPROM
Special Features	Integrated EEPROM,Pin Programming,SMBus,Spread Spectrum Clocking (SSC)	Integrated EEPROM,Pin Programming,SMBus,Spread Spectrum Clocking (SSC)	Integrated EEPROM,Pin Programming,SMBus,Spread Spectrum Clocking (SSC)	Integrated EEPROM,Pin Programming,SMBus,Spread Spectrum Clocking (SSC)
VCC Core, V	3.3	3.3	3.3	3.3
VCC Out, V	3.3	3.3	3.3	3.3

Öko-Plan

Anwendungshinweise

• Herunterladen
  Recommended Terminations for the Differential Inputs of CDCE906/CDCE706
  PDF, 84 Kb, Datei veröffentlicht: Aug 10, 2006
  This application report describes how differential signals (LVDS, LVPECL, and HSTL) can be connected to CDCE706/CDCE906 differential inputs directly. The wide common-mode voltage and smaller swing required make the devices so versatile that they can receive any signal without any complicated coupling and biasing circuits.
• Herunterladen
  CDCx706/x906 Termination and Signal Integrity Guidelines (Rev. A)
  PDF, 155 Kb, Revision: A, Datei veröffentlicht: Nov 28, 2007
  This application report shows and evaluates different schemes for the CDCE706, CDCE906, CDC706, and CDC906. Guidelines for optimizing the series termination are discussed. Additionally, this report describes how the CDCx706/x906 family can be used to drive 1.8-V clock inputs.
• Herunterladen
  High Speed Layout Guidelines (Rev. A)
  PDF, 762 Kb, Revision: A, Datei veröffentlicht: Aug 8, 2017
  Thisapplicationreportaddresseshigh-speedsignals,suchas clocksignalsand theirrouting,and givesdesignersa reviewof the importantcoherences.Withsomesimplerules,electromagneticinterferenceproblemscan be minimizedwithoutusingcomplicatedformulasand expensivesimulationtools.Section1givesa shortintroductionto theory,whileSection
• Herunterladen
  Clock Recommendations for the DM643x EVM
  PDF, 121 Kb, Datei veröffentlicht: Nov 29, 2006
  The DM643x evaluation module (EVM) requires several clock frequencies to run the system properly. The current clocking proposal of the low-cost EVM consists of the VCXO chip PI6CX100-27W, the PLL chip PLL1705, several bus drivers, and a few oscillaors and crystals. This application report discusses several optimized clocking proposals with the Texas Instruments new clock drivers and recommends a m
• Herunterladen
  Troubleshooting I2C Bus Protocol
  PDF, 184 Kb, Datei veröffentlicht: Oct 19, 2009
  When using the I2Cв„ў bus protocol, the designer must ensure that the hardware complies with the I2C standard. This application report describes the I2C protocol and provides guidelines on debugging a missing acknowledgment, selecting the pullup resistors, or meeting the maximum capacitance load of an I2C bus. A conflict occurs if devices sharing the I2C bus have the same slave address. This

Modellreihe

Herstellerklassifikation

• Semiconductors> Clock and Timing> Clock Generators> General Purpose