Datasheet Texas Instruments CDC7005 — Datenblatt
| Hersteller | Texas Instruments |
| Serie | CDC7005 |
Hochleistungs-Synchronisierer mit geringem Phasenrauschen und geringem Schräglauf, der den Ref-Takt mit VCXO synchronisiert
Datenblätter
3.3-V High Performance Clock Synthesizer & Jitter Cleaner datasheet
PDF, 1.1 Mb, Revision: L, Datei veröffentlicht: Jun 4, 2009
Auszug aus dem Dokument
Preise
Status
| CDC7005RGZ | CDC7005RGZR | CDC7005RGZRG4 | CDC7005RGZT | CDC7005RGZTG4 | CDC7005ZVA | CDC7005ZVAR | CDC7005ZVAT | |
|---|---|---|---|---|---|---|---|---|
| Lifecycle Status | Preview (Device has been announced but is not in production. Samples may or may not be available) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | Yes | No | No | Yes | No | No | Yes |
Verpackung
| CDC7005RGZ | CDC7005RGZR | CDC7005RGZRG4 | CDC7005RGZT | CDC7005RGZTG4 | CDC7005ZVA | CDC7005ZVAR | CDC7005ZVAT | |
|---|---|---|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| Pin | 48 | 48 | 48 | 48 | 48 | 64 | 64 | 64 |
| Package Type | RGZ | RGZ | RGZ | RGZ | RGZ | ZVA | ZVA | ZVA |
| Industry STD Term | VQFN | VQFN | VQFN | VQFN | VQFN | BGA | BGA | BGA |
| JEDEC Code | S-PQFP-N | S-PQFP-N | S-PQFP-N | S-PQFP-N | S-PQFP-N | S-PBGA-N | S-PBGA-N | S-PBGA-N |
| Width (mm) | 7 | 7 | 7 | 7 | 7 | 8 | 8 | 8 |
| Length (mm) | 7 | 7 | 7 | 7 | 7 | 8 | 8 | 8 |
| Thickness (mm) | .9 | .9 | .9 | .9 | .9 | .96 | .96 | .96 |
| Pitch (mm) | .5 | .5 | .5 | .5 | .5 | .8 | .8 | .8 |
| Max Height (mm) | 1 | 1 | 1 | 1 | 1 | 1.4 | 1.4 | 1.4 |
| Mechanical Data | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen |
| Package QTY | 2500 | 2500 | 250 | 250 | 348 | 1000 | 250 | |
| Carrier | LARGE T&R | LARGE T&R | SMALL T&R | SMALL T&R | JEDEC TRAY (10+1) | LARGE T&R | SMALL T&R | |
| Device Marking | CDC7005 | CDC7005 | CDC7005 | CDC7005 | CK7005Z | CK7005Z | CK7005Z |
Parameter
| Parameters / Models | CDC7005RGZ | CDC7005RGZR | CDC7005RGZRG4 | CDC7005RGZT | CDC7005RGZTG4 | CDC7005ZVA | CDC7005ZVAR | CDC7005ZVAT |
|---|---|---|---|---|---|---|---|---|
| Approx. Price (US$) | 10.00 | 1ku | |||||||
| Divider Ratio | 1 to 16 | 1 to 16 | 1 to 16 | 1 to 16 | 1 to 16 | 1 to 16 | 1 to 16 | 1 to 16 |
| Input Level | LVCMOS (REF_CLK) LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) | LVCMOS (REF_CLK),LVPECL (VCXO_CLK) |
| No. of Outputs | 5 | |||||||
| Number of Inputs | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Number of Outputs | 5 | 5 | 5 | 5 | 5 | 5 | 5 | |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | |
| Operating Temperature Range(C) | -40 to 85 | |||||||
| Output Frequency(Max), MHz | 800 | 800 | 800 | 800 | 800 | 800 | 800 | |
| Output Frequency(Max)(MHz) | 800 | |||||||
| Output Frequency(Min), MHz | 10 | 10 | 10 | 10 | 10 | 10 | 10 | |
| Output Frequency(Min)(MHz) | 10 | |||||||
| Output Level | LVPECL | LVPECL | LVPECL | LVPECL | LVPECL | LVPECL | LVPECL | LVPECL |
| Package Group | VQFN | VQFN | VQFN | VQFN | VQFN | BGA | BGA | BGA |
| Package Size: mm2:W x L, PKG | 48VQFN: 49 mm2: 7 x 7(VQFN) | 48VQFN: 49 mm2: 7 x 7(VQFN) | 48VQFN: 49 mm2: 7 x 7(VQFN) | 48VQFN: 49 mm2: 7 x 7(VQFN) | 64BGA: 64 mm2: 8 x 8(BGA) | 64BGA: 64 mm2: 8 x 8(BGA) | 64BGA: 64 mm2: 8 x 8(BGA) | |
| Package Size: mm2:W x L (PKG) | 48VQFN: 49 mm2: 7 x 7(VQFN) | |||||||
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
| Special Features | OPAMP for Active Loop Filter Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay | OPAMP for Active Loop Filter,Programmable Delay |
| Supply Voltage(Max), V | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | |
| Supply Voltage(Max)(V) | 3.6 | |||||||
| Supply Voltage(Min), V | 3 | 3 | 3 | 3 | 3 | 3 | 3 | |
| Supply Voltage(Min)(V) | 3 |
Öko-Plan
| CDC7005RGZ | CDC7005RGZR | CDC7005RGZRG4 | CDC7005RGZT | CDC7005RGZTG4 | CDC7005ZVA | CDC7005ZVAR | CDC7005ZVAT | |
|---|---|---|---|---|---|---|---|---|
| RoHS | Not Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
| Pb Free | No | Yes | Yes | Yes |
Anwendungshinweise
- Open Loop Phase-Noise Performance of CDC7005 at Various FrequenciesPDF, 353 Kb, Datei veröffentlicht: Dec 17, 2004
This application brief presents phase-noise data taken on Texas Instruments CDC7005 jitter cleaner and synchronizer PLL. The phase noise performance of CDC7005 depends on thephase noise of the reference clock, the voltage-controlled crystal oscillator (VCXO) clock,and the CDC7005 itself. This applications brief shows the phase noise performance of the CDC7005 clock synthesizer at the most popula - Phase Noise (Jitter) Performance of CDC7005 With Different VCXOs (Rev. A)PDF, 1.3 Mb, Revision: A, Datei veröffentlicht: Jul 19, 2005
- Using The CDC7005 as a 1:5 PECL Buffer w/Programmable Divider Ratio (Rev. B)PDF, 85 Kb, Revision: B, Datei veröffentlicht: Dec 15, 2009
- General Guidelines: CDC7005 as a Clock Synthesizer and Jitter Cleaner (Rev. A)PDF, 207 Kb, Revision: A, Datei veröffentlicht: Dec 16, 2003
- Basics of the CDC7005 Hold FunctionPDF, 233 Kb, Datei veröffentlicht: Apr 13, 2006
The CDC7005 is a high-performance clock synthesizer and jitter cleaner with implemented hold functionality. The hold functionality can be used for fail-safe operation if the reference clock is missing. This application report describes the basis, the advantages, and the limitations of the CDC7005 hold functionality. Additionally, a discrete realization of a simplified external hold function is sho - Implementing a CDC7005 Low Jitter Clock Solution for HIgh Speed High IF ADC DevPDF, 627 Kb, Datei veröffentlicht: Jun 25, 2004
Texas Instruments has introduced a family of devices suited to meet the demand for high-speed, high-IF sampling ADC devices like the ADS5500 ADC, capable of sampling at 125 MSPS. To realize the full potential of these high performance devices, it is imperative to provide an extremely low phase noise clock source. The CDC7005 clock distribution chip offers a real-world clocking solution to meet the
Modellreihe
Serie: CDC7005 (8)
Herstellerklassifikation
- Semiconductors> Clock and Timing> Clock Jitter Cleaners> Single-Loop PLL